Radiation-hardened read-decoupled low-power 12T SRAM for space applications

被引:16
作者
Pal, Soumitra [1 ]
Divya, Dodla [2 ]
Ki, Wing-Hung [1 ]
Islam, Aminul [2 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Clear Water Bay, Hong Kong, Peoples R China
[2] Birla Inst Technol, Dept Elect & Commun Engn, Ranchi, Bihar, India
关键词
digital circuit; low power design; memory design; read stability; SRAM; NODE UPSET RECOVERY; MEMORY CELL; DESIGN;
D O I
10.1002/cta.3093
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In advanced technology, static random-access memory (SRAM) cells used in space are highly sensitive to charge variations caused by high-energy particle strikes, which cause soft-error. Therefore, it is imperative for an SRAM to withstand this harsh environment. However, 6T cells are unable to function reliably in such a place. In order to address this, a radiation-hardened read-decoupled 12T (RHRD12T) SRAM cell is proposed in this paper. The relative strength of RHRD12T is estimated by comparing it with other contemporary cells such as NS10T, PS10T, RHBD10T, QUATRO12T, QUCCE12T, and RHD12T on various major design metrics. Due to the read-decoupled nature of RHRD12T, it shows the highest read stability. It also consumes the lowest hold power compared to all other considered cells, except NS10T. Moreover, RHRD12T exhibits the highest write ability due to the use of two extra access transistors and the poor driving ability of the internal nodes. In terms of write delay, RHRD12T shows an improvement of 1.02x/1.06x/1.07x/1.08x over NS10T/RHD12T/PS10T/RHBD10T at V-DD = 1 V. Moreover, RHRD12T is capable of tolerating the highest amount of critical charge among all other comparison cells and is the least susceptible to single-event upsets. All the aforementioned improvements are obtained at the cost of longer read delay.
引用
收藏
页码:3583 / 3596
页数:14
相关论文
共 28 条
  • [1] A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS
    Chang, Ik Joon
    Kim, Jae-Joon
    Park, Sang Phill
    Roy, Kaushik
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (02) : 650 - 658
  • [2] We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance
    Dang, Le Dinh Trang
    Kim, Jin Sang
    Chang, Ik Joon
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (09) : 2489 - 2496
  • [3] Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications
    Gracia-Moran, Joaquin
    Saiz-Adalid, Luis J.
    Gil-Tomas, Daniel
    Gil-Vicente, Pedro J.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 2132 - 2142
  • [4] Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications
    Guo, Jing
    Zhu, Lei
    Sun, Yu
    Cao, Huiliang
    Huang, Hai
    Wang, Tianqi
    Qi, Chunhua
    Zhang, Rongsheng
    Cao, Xuebing
    Xiao, Liyi
    Mao, Zhigang
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (05) : 991 - 994
  • [5] Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology
    Guo, Jing
    Xiao, Liyi
    Mao, Zhigang
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (07) : 1994 - 2001
  • [6] A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability
    Jahinuzzaman, Shah M.
    Rennie, David J.
    Sachdev, Manoj
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) : 3768 - 3773
  • [7] Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications
    Jiang, Jianwei
    Xu, Yiran
    Zhu, Wenyi
    Xiao, Jun
    Zou, Shichang
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (03) : 967 - 977
  • [8] Jung IS, 2012, MIDWEST SYMP CIRCUIT, P714
  • [9] Dang LDT, 2018, IEEE ASIAN SOLID STA, P133
  • [10] Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (07) : 1315 - 1319