High-performance three-dimensional on-chip inductors in SOICMOS technology for monolithic RF circuit applications

被引：0

作者：

Kim, J ^{[1
]}

Plouchart, JO ^{[1
]}

Zamdmer, N ^{[1
]}

Fong, N ^{[1
]}

Lu, LH ^{[1
]}

Tan, Y ^{[1
]}

Jenkins, KA ^{[1
]}

Sherony, M ^{[1
]}

Groves, R ^{[1
]}

Kumar, M ^{[1
]}

Ray, A ^{[1
]}

机构：

[1] IBM Corp, Semicond Res & Dev Ctr, Hopewell Jct, NY 12533 USA

来源：

2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3 | 2003年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents high-Q and high-inductance-density on-chip inductors fabricated on high-resistivity substrate (HRS) using a 0.12 mum SOI CMOS technology with 8 copper metal layers. A peak Q of 52 is obtained at 5 GHz for a 0.6 nH STP (Single-turn, multiple metal levels in Parallel) inductor. An inductance density of 5302 fH/mum(2) is obtained for a 42 nH MTS (Multi-turn, multiple metal layers in Series) inductor.

引用

页码：A77 / A80

页数：4

共 50 条

[21] Monolithic three-dimensional integration of aligned carbon nanotube transistors for high-performance integrated circuits
Fan, Chenwei
Cheng, Xiaohan
Xu, Lin
Zhu, Maguang
Ding, Sujuan
Jin, Chuanhong
Xie, Yunong
Peng, Lian-Mao
Zhang, Zhiyong
INFOMAT, 2023, 5 (07)
[22] Novel three-dimensional vertical interconnect technology for microwave and RF applications
Goverdhanam, K
Simons, RN
Katehi, LPB
1999 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-4, 1999, : 641 - 644
[23] Novel three-dimensional vertical interconnect technology for microwave and RF applications
Goverdhanam, Kavita
Simons, Rainee N.
Katehi, Linda P.B.
IEEE MTT-S International Microwave Symposium Digest, 2 : 641 - 644
[24] Three-dimensional graphene/polyaniline composite material for high-performance supercapacitor applications
Liu, Huili
Wang, Yi
Gou, Xinglong
Qi, Tao
Yang, Jun
Ding, Yulong
MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2013, 178 (05): : 293 - 298
[25] Benchmarking On-chip Optical Against Electrical Interconnect for High-Performance Applications
Stucchi, Michele
Cosemans, Stefan
Van Campenhout, Joris
Tokei, Zsolt
Beyer, Gerald
2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,
[26] On-chip optical interconnects versus electrical interconnects for high-performance applications
Stucchi, Michele
Cosemans, Stefan
Van Campenhout, Joris
Tokei, Zsolt
Beyer, Gerald
MICROELECTRONIC ENGINEERING, 2013, 112 : 84 - 91
[27] Numerical Generation Technology for Three-dimensional Structure of High-performance Fiber Bundle
Li, L.
Chen, L.
Li, J. C.
ADVANCED TEXTILE MATERIALS, PTS 1-3, 2011, 332-334 : 1024 - 1027
[28] Post-CMOS compatibly micromachined high-performance on-chip air-core solenoidal inductors
Gu, Lei
Wu, Zhengzheng
Li, Xinxin
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2008, 50 (09) : 2442 - 2446
[29] Three-dimensional high dynamic range image sensor with on-chip data compression
Guezzi-Messaoud, Fadoua
Dupret, Antoine
Peizerat, Arnaud
Blanchard, Yves
TRAITEMENT DU SIGNAL, 2013, 30 (06) : 343 - 365
[30] High-performance on-chip interconnect circuit technologies for sub-65nm CMOS
Kaul, H
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 324 - 324

← 1 2 3 4 5 →