Design and Implementation of a Custom Verification Environment for Fault Injection and Analysis on an Embedded Microprocessor

被引:0
作者
Ustaoglu, Buse [1 ]
Ors, Berna [1 ]
机构
[1] Istanbul Tech Univ, Istanbul, Turkey
来源
2015 THIRD INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCES IN ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (TAEECE) | 2015年
关键词
Fault Injection; Design; Analysis; Microprocessor;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded microprocessors are widely used in most of the safety critical digital system applications. A fault in a single bit in the microprocessors may cause soft errors. It has different affects on the program outcome whether the fault changes a situation in the application. In order to analyse the behaviour of the applications under the faulty conditions we have designed a custom verification system. The verification system has two parts as Field Programmable Gate Array (FPGA) and personnel computer (PC). We have modified Natalius open source microprocessor in order to inject stuck-at-faults into it. We have handled a fault injection method and leveraged it to increase randomness. On FPGA, we have implemented modified Natalius microprocessor, the fault injection method and the communication protocol. Then the "Most Significant Bit First Multiplication Algorithm" has been implemented on the microprocessor as an application. We have prepared an environment which sends inputs to and gets outputs from the Natalius microprocessor on PC part. Finally, we have analysed our application by injecting faults in specific location and random location in register file to make some classifications for effects of the injected faults.
引用
收藏
页码:256 / 261
页数:6
相关论文
共 14 条
[1]  
Accellera, 2011, UN VER METH UVM 1 1
[2]  
[Anonymous], 2007, PROCESSOR DESIGN SYS
[3]   FAULT INJECTION FOR DEPENDABILITY VALIDATION - A METHODOLOGY AND SOME APPLICATIONS [J].
ARLAT, J ;
AGUERA, M ;
AMAT, L ;
CROUZET, Y ;
FABRE, JC ;
LAPRIE, JC ;
MARTINS, E ;
POWELL, D .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1990, 16 (02) :166-182
[4]  
Baruch Z. F., 2002, STRUCTURE COMPUTER S
[5]  
Blome J. A., 2006, CASES 06, P421
[6]  
Dubrova E., 2013, Fault-tolerant design
[7]  
Goloubeva O., 2006, SOFTWARE IMPLEMENTED
[8]  
Guzman F. A. Figueroa, NATALIUS 8 BIT RISC
[9]   Efficient Soft Error Protection for Commodity Embedded Microprocessors using Profile Information [J].
Khudia, Daya Shanker ;
Wright, Griffin ;
Mahlke, Scott .
ACM SIGPLAN NOTICES, 2012, 47 (05) :99-108
[10]  
Lala Parang K, 2009, INTRO LOGIC CIRCUIT