An Efficient Parallel Executing Command Scheduler for NAND Flash Storage Systems

被引:0
|
作者
Yan, Wei [1 ]
Liu, Yu [1 ]
Wang, Xuguang [1 ]
机构
[1] Chinese Acad Sci, Solid State Storage Joint Lab, Suzhou Inst Nanotech & Nanobion, Suzhou 215123, Peoples R China
来源
2013 IEEE 4TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION (ICEIEC) | 2014年
关键词
command scheduler; flash memory; parallel execution; scoreboard; solid state disk;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Flash memory storage device has received tremendous attention due to its superior performances. The command scheduling algorithm between Flash Translation Layer (FTL) and Flash Controller (FC) is a critical part for the system performance. However, conventional first-in-first-out command scheduling scheme may not fully utilize the full bandwidth due to the different timing budgets for NAND flash operations. In this paper, an efficient out-of-order executing command scheduler is proposed to maximize the parallelism of instructions among channels, targets, dies, planes and even pages. The experimental results demonstrate that the bandwidth can be 45.1 % to 250% higher for different data patterns as compared to regular scheduling.
引用
收藏
页码:20 / 24
页数:5
相关论文
共 50 条
  • [21] An Efficient Mapping Table Management in NAND Flash-Based Mobile Computers
    Yang, Soo-Hyeon
    Ryu, Yeonseung
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2011, PT III, 2011, 6784 : 518 - 527
  • [22] SystemC/TLM Controller for Efficient NAND Flash Management in Electronic Musical Instruments
    Conti, Massimo
    Caldari, Marco
    Gianfelici, Matteo
    Ricci, Adriana
    Ripa, Franco
    ELECTRONICS, 2018, 7 (05):
  • [23] Utilizing Subpage Programming to Prolong the Lifetime of Embedded NAND Flash-Based Storage
    Kim, Jung-Hoon
    Kim, Sang-Hoon
    Kim, Jin-Soo
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2018, 64 (01) : 101 - 109
  • [24] An efficient B-tree layer implementation for flash-memory storage systems
    Wu, Chin-Hsien
    Kuo, Tei-Wei
    Chang, Li Ping
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2007, 6 (03) : 19
  • [25] On the Design of SSRS and RS Codes for Enhancing the Integrity of Information Storage in NAND Flash Memories
    Achala, G.
    Acharya, U. Shripathi
    Srihari, Pathipati
    IEEE ACCESS, 2023, 11 : 73198 - 73217
  • [26] HAT: an efficient buffer management method for flash-based hybrid storage systems
    Yanfei Lv
    Bin Cui
    Xuexuan Chen
    Jing Li
    Frontiers of Computer Science, 2014, 8 : 440 - 455
  • [27] HAT: an efficient buffer management method for flash-based hybrid storage systems
    Lv, Yanfei
    Cui, Bin
    Chen, Xuexuan
    Li, Jing
    FRONTIERS OF COMPUTER SCIENCE, 2014, 8 (03) : 440 - 455
  • [28] On Efficient Wear Leveling for Large-Scale Flash-Memory Storage Systems
    Chang, Li-Pin
    APPLIED COMPUTING 2007, VOL 1 AND 2, 2007, : 1126 - 1130
  • [29] Architectures and optimization methods of flash memory based storage systems
    Deng, Yuhui
    Zhou, Jipeng
    JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (02) : 214 - 227
  • [30] Page replacement for write references in NAND flash based virtual memory systems
    Lee, Hyejeong
    Bahn, Hyokyung
    Shin, Kang G.
    Journal of Computing Science and Engineering, 2014, 8 (03) : 157 - 172