Reconfigurable latch controllers for low power asynchronous circuits

被引:15
作者
Lewis, M [1 ]
Garside, J [1 ]
Brackenbury, L [1 ]
机构
[1] Univ Manchester, Dept Comp Sci, AMULET Grp, Manchester M13 9PL, Lancs, England
来源
FIFTH INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - PROCEEDINGS | 1999年
关键词
D O I
10.1109/ASYNC.1999.761520
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
A method for reducing the power consumption in asynchronous micropipeline-based circuits is presented. The method is based around a new design for latch controllers in which the operating mode of the pipeline latches (normally open/transparent or normally closed/opaque) can be selected according to the dynamic processing demand on the circuit. Operating in normally-closed mode prevents spurious transitions from propagating along a static pipeline, at the expense of reduced throughput. Tests of the new latch controller circuits on a pipelined multiplier datapath show that reductions in energy per operation of up to 32% can be obtained by changing to the normally-closed operating mode. Estimates suggest that in a typical application which exhibits a variable processing demand a power reduction of between 16- 24% is possible, with little or no impact on maximum throughput.
引用
收藏
页码:27 / 35
页数:9
相关论文
共 10 条
[1]  
Cortadella J, 1997, IEICE T INF SYST, VE80D, P315
[2]   INVESTIGATION INTO MICROPIPELINE LATCH DESIGN STYLES [J].
DAY, P ;
WOODS, JV .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) :264-272
[3]   A 200-MHZ 64-B DUAL-ISSUE CMOS MICROPROCESSOR [J].
DOBBERPUHL, DW ;
WITEK, RT ;
ALLMON, R ;
ANGLIN, R ;
BERTUCCI, D ;
BRITTON, S ;
CHAO, L ;
CONRAD, RA ;
DEVER, DE ;
GIESEKE, B ;
HASSOUN, SMN ;
HOEPPNER, GW ;
KUCHLER, K ;
LADD, M ;
LEARY, BM ;
MADDEN, L ;
MCLELLAN, EJ ;
MEYER, DR ;
MONTANARO, J ;
PRIORE, DA ;
RAJAGOPALAN, V ;
SAMUDRALA, S ;
SANTHANAM, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) :1555-1567
[4]  
FURBER S, SMALL COMPENDIUM 4 P
[5]   Four-phase micropipeline latch control circuits [J].
Furber, SB ;
Day, P .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) :247-253
[6]  
LIU J, 1997, THESIS U MANCHESTER
[7]  
NEILSEN L, 1996, P INT WORKSH S ADV R
[8]  
Nielsen L. S., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P391, DOI 10.1109/92.335008
[9]  
SEGARS S, 1995, THESIS U MACHESTER
[10]   MICROPIPELINES [J].
SUTHERLAND, IE .
COMMUNICATIONS OF THE ACM, 1989, 32 (06) :720-738