A Hybrid Low-Cost PLL Test Scheme based on BIST Methodology

被引:0
|
作者
Cai, Zhikuang [1 ]
Que, Shixuan [2 ]
Liu, Tingting [2 ]
Xu, Haobo [2 ]
机构
[1] Nanjing Univ Posts & Telecommun, Coll Elect Sci & Engn, Nanjing 210046, Jiangsu, Peoples R China
[2] Southeast Univ, Natl ASIC Syst Engn Technol Res Ctr, Nanjing 210096, Jiangsu, Peoples R China
来源
PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS RESEARCH AND MECHATRONICS ENGINEERING | 2015年 / 121卷
关键词
PLL; BIST; jitter; fault model; production test; parametric test; PHASE-LOCKED LOOPS; IN SELF-TEST;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a hybrid built-in self-test (BIST) scheme is firstly proposed for phase-locked loop (PLL) production test and performance characterization. The scheme combines the structure test and function test in production test operation. The former is to detect hard faults and the latter is used to improve the soft fault coverage. Jitter measurement is selected as a typical parameter test in performance characterization mode, which includes vernier delay line (VDL) to measure timing jitter and undersampling technology to measure cycle-cycle jitter. The goal of the scheme is to enable complete production quality test and exact performance characterization.
引用
收藏
页码:354 / 357
页数:4
相关论文
共 29 条
  • [21] Low-Cost 20 Gbps Digital Test Signal Synthesis Using SiGe and InP Logic
    Keezer, David
    Gray, Carl
    Minier, Dany
    Ducharme, Patrice
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2010, 26 (01): : 87 - 96
  • [22] Low-Cost 20 Gbps Digital Test Signal Synthesis Using SiGe and InP Logic
    David Keezer
    Carl Gray
    Dany Minier
    Patrice Ducharme
    Journal of Electronic Testing, 2010, 26 : 87 - 96
  • [23] An Alternate Design Paradigm for Low-Power, Low-Cost, Testable Hybrid Systems using Scaled LTPS TFTs
    Li, Jing
    Bansal, Aditya
    Ghosh, Swarop
    Roy, Kaushik
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2008, 4 (03)
  • [24] A 3-segment Interpolating String DAC with Low-Cost Built-In-Self-Test Capabilities
    Bruce, Isaac
    Darko, Emmanuel Nti
    Odion, Ekaniyere Oko
    Bhatheja, Kushagra
    Crabb, Matthew
    Chen, Degang
    2024 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2024, : 708 - 711
  • [25] A Low-Cost Low-Power Ring Oscillator-Based Truly Random Number Generator for Encryption on Smart Cards
    Liu, Dongsheng
    Liu, Zilong
    Li, Lun
    Zou, Xuecheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (06) : 608 - 612
  • [26] Low-cost Maximum Power Point Tracking Structure of a Grid Connected Wind Conversion Chain based on a PMSG
    Echchaachouai, Amina
    El Hani, Soumia
    Hammouch, Ahmed
    Guedira, Said
    Dahi, Khalid
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL AND INFORMATION TECHNOLOGIES (ICEIT), 2016, : 93 - 98
  • [27] A Low Power Built-in Self-Test Scheme Based on Overlapping Bit Swapping Linear Feedback Shift Register
    Zhou, Bin
    Wu, Xinchun
    Sun, Yu
    Wang, Tianqi
    Xiao, Liyi
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (04) : 519 - 526
  • [28] A Low-Cost FPGA-Based Coarse-Fine Counting Time-to-Digital Converter With External High-Precision Reference Clock
    Yu, Xin
    Chang, Songtao
    Li, Weishi
    Xia, Haojie
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2023, 72
  • [29] Low-cost SPLL-based electrical faults identification for three-phase squirrel cage induction motor using handheld Doppler radar signal analysis
    Barusu, Madhusudhana Reddy
    Sethurajan, Umamaheswari
    Deivasigamani, Meganathan
    IET POWER ELECTRONICS, 2018, 11 (07) : 1205 - 1216