On-Chip Power Noise Measurements of High-Frequency CMOS Digital Circuits

被引：0

作者：

Matsuno, Tetsuro ^{[1
]}

Nagata, Makoto ^{[1
]}

机构：

[1] Kobe Univ, Dept Comp Sci & Syst Engn, Nada Ku, Kobe, Hyogo 6578501, Japan

来源：

2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009) | 2009年

关键词：

D O I：

10.1109/SOCDC.2009.5423904

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

On-chip power and substrate noise measurements were performed on shift registers in a 90-nm CMOS technology, with operating frequencies ranging from 100 MHz up to 1.2 GHz. Combined on-chip digitization and off-chip timing generation achieves the effective measurement bandwidth as high as 1.3 GHz. It was experimentally observed that dynamic components of power noise decrease for the higher operating frequencies.

引用

页码：198 / 201

页数：4

共 5 条

[1] Enabling high-performance mixed-signal system-on-a-chip (SoC) in high performance logic CMOS technology [J].

Franca-Neto, LM ;

Pardy, P ;

Ly, MP ;

Rangel, R ;

Suthar, S ;

Syed, T ;

Bloechel, B ;

Lee, S ;

Burnett, C ;

Cho, D ;

Kau, D ;

Fazio, A ;

Soumyanath, K .

2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, :164-167

[2] Physical design guides for substrate noise reduction in CMOS digital circuits [J].

Nagata, M ;

Nagai, J ;

Hijikata, K ;

Morie, T ;

Iwata, A .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) :539-549

[3] Measurements and analyses of substrate noise waveform in mixed-signal IC environment [J].

Nagata, M ;

Nagai, J ;

Morie, T ;

Iwata, A .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (06) :671-678

[4]

Nagata M., 2005, IEEE INT SOL STAT CI, P266

[5] Substrate noise generation in complex digital systems: Efficient modeling and simulation methodology and experimental verification [J].

van Heijningen, M ;

Badaroglu, M ;

Donnay, S ;

Gielen, GGE ;

De Man, HJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) :1065-1072

← 1 →