An x86-64 Core in 32 nm SOI CMOS

被引:18
|
作者
Jotwani, Ravi [1 ]
Sundaram, Sriram [1 ]
Kosonocky, Stephen [2 ]
Schaefer, Alex [1 ]
Andrade, Victor F. [1 ]
Novak, Amy [1 ]
Naffziger, Samuel [2 ]
机构
[1] AMD, Austin, TX 78735 USA
[2] AMD, Ft Collins, CO 80528 USA
关键词
Array design techniques; clock power reduction; electromigration; low power; power gating; power monitor; 64-bit architecture; 8T RAMcell;
D O I
10.1109/JSSC.2010.2080530
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the 32 nm implementation of an AMD x86-64 core [1], [2], [6]. It occupies 9.69 mm(2), contains more than 35 million transistors (excluding L2 cache), and operates at frequencies in excess of 3 GHz. This AMD chip is fabricated in Global Foundries' 32 nm SOI and uses high-K metal gate technology. The process uses dual strain liners and eSiGe (embedded Silicon Germanium) to improve performance. Transistors are fabricated in various threshold voltages and lengths to facilitate performance/leakage tradeoffs. The core incorporates numerous design and power improvements to enable an operating range of 2.5 W to 25 W and a near zero-power gated state, which makes the core well-suited to a broad range of mobile and desktop products including multicore SOC designs.
引用
收藏
页码:162 / 172
页数:11
相关论文
共 50 条
  • [21] Stratified Synthesis: Automatically Learning the x86-64 Instruction Set
    Heule, Stefan
    Schkufza, Eric
    Sharma, Rahul
    Aiken, Alex
    ACM SIGPLAN NOTICES, 2016, 51 (06) : 237 - 250
  • [22] Sound C Code Decompilation for a Subset of x86-64 Binaries
    Verbeek, Freek
    Olivier, Pierre
    Ravindran, Binoy
    SOFTWARE ENGINEERING AND FORMAL METHODS, SEFM 2020, 2020, 12310 : 247 - 264
  • [23] Voltage Margins Identification on Commercial x86-64 Multicore Microprocessors
    Papadimitriou, George
    Kaliorakis, Manolis
    Chatzidimitriou, Athanasios
    Magdalinos, Charalampos
    Gizopoulos, Dimitris
    2017 IEEE 23RD INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2017, : 51 - 56
  • [24] Practical Software-Based Shadow Stacks on x86-64
    Zou, Changwei
    Gao, Yaoqing
    Xue, Jingling
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2022, 19 (04)
  • [25] Free simulator lets developers start on x86-64 development
    Myrvaagnes, R
    ELECTRONIC PRODUCTS MAGAZINE, 2000, 43 (06): : 29 - 29
  • [26] PTLsim:: A cycle accurate full system x86-64 microarchitectural simulator
    Yourst, Matt T.
    ISPASS 2007: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2007, : 23 - +
  • [27] AMD备战64位——x86-64架构规范出台
    王洋
    每周电脑报, 2000, (32) : 16 - 16
  • [28] Below C Level: A Student-Centered x86-64 Simulator
    Fanning, Caitlin
    Garcia, Saturnino
    PROCEEDINGS OF THE 2019 ACM CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION (ITICSE '19), 2019, : 381 - 387
  • [29] Formally Verified Lifting of C-Compiled x86-64 Binaries
    Verbeek, Freek
    Bockenek, Joshua
    Fu, Zhoulai
    Ravindran, Binoy
    PROCEEDINGS OF THE 43RD ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '22), 2022, : 934 - 949
  • [30] x86-64教学操作系统EOS的设计
    李蓓
    王禹
    肖明明
    郭京英
    李宗璞
    教育现代化, 2016, 3 (34) : 144 - 145