Effect of Pregate Carbon Implant on Narrow Width Behavior and Performance of High-k Metal-Gate nMOS Transistors

被引:1
|
作者
Mohapatra, Nihar R. [1 ]
Ganeriwala, Mohit D. [1 ]
Sivanaresh, Satya M. [1 ]
机构
[1] IIT Gandhinagar, Dept Elect Engn, Gandhinagar 382355, India
关键词
Boron diffusion; device scaling; high-k metal gate (HKMG); junction leakage; metal gate; MOS transistor; narrow width effect (NEW); self-interstitials; universal curve; SILICON;
D O I
10.1109/TED.2016.2570600
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper experimentally shows the reduction of anomalous narrow width effect (NWE) observed in gate-first high-k metal-gate (HKMG) nMOS transistors by using pregate carbon implants. The experiments are performed with different carbon implant doses and energies, in collaboration with a semiconductor foundry. The 28-nm gate-first HKMG CMOS technology is used as the baseline flow. The physical mechanisms responsible for this improvement are identified and explained in detail. It is further shown that the pregate carbon implant used to suppress the NWE also increases junction leakage, improves the device electrostatics, and improves the universal curve.
引用
收藏
页码:2708 / 2713
页数:6
相关论文
共 50 条
  • [41] Flat-band voltage shift in metal-gate/high-k/Si stacks
    黄安平
    郑晓虎
    肖志松
    杨智超
    王玫
    朱剑豪
    杨晓东
    Chinese Physics B, 2011, 20 (09) : 389 - 399
  • [42] High-K Metal-Gate PMOS FinFET Threshold Voltage Tuning with Aluminum Implantation
    Rao, K. V.
    Ngai, T.
    Hobbs, C.
    Rodgers, M.
    Vivekanand, S.
    Chavva, V.
    Khaja, F.
    Henry, T.
    Shim, K. H.
    Kirsch, P.
    Jammy, R.
    ION IMPLANTATION TECHNOLOGY 2012, 2012, 1496 : 38 - 41
  • [43] High-mobility dual metal gate MOS transistors with high-k gate dielectrics
    Takahashi, K. (k-takahashi@ha.jp.nec.com), 1600, Japan Society of Applied Physics (44):
  • [44] High-mobility dual metal gate MOS transistors with high-k gate dielectrics
    Takahashi, K
    Manabe, K
    Morioka, A
    Ikarashi, T
    Yoshihara, T
    Watanabe, H
    Tatsumi, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2210 - 2213
  • [45] Effects of Small Geometries on the Performance of Gate First High-κ Metal Gate NMOS Transistors
    Walke, Amey M.
    Mohapatra, Nihar R.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2582 - 2588
  • [46] Impact of post-metal deposition annealing temperature on performance and reliability of high-K metal-gate n-FinFETs
    Lin, Chien-Yu
    Chang, Ting-Chang
    Liu, Kuan-Ju
    Tsai, Jyun-Yu
    Chen, Ching-En
    Liu, Hsi-Wen
    Lu, Ying-Hsin
    Tseng, Tseung-Yuen
    Cheng, Osbert
    Huang, Cheng-Tung
    THIN SOLID FILMS, 2016, 620 : 30 - 33
  • [47] Scaling of high-κ/metal-gate TriGate SOI nanowire transistors down to 10 nm width
    Coquand, R.
    Barraud, S.
    Casse, M.
    Leroux, P.
    Vizioz, C.
    Comboroure, C.
    Perreau, P.
    Ernst, E.
    Samson, M. -P.
    Maffini-Alvaro, V.
    Tabone, C.
    Barnola, S.
    Munteanu, D.
    Ghibaudo, G.
    Monfray, S.
    Boeuf, F.
    Poiroux, T.
    SOLID-STATE ELECTRONICS, 2013, 88 : 32 - 36
  • [48] Intel Ivy Bridge Unveiled - The First Commercial Tri-Gate, High-k, Metal-Gate CPU
    James, Dick
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [49] A Method of Extracting Metal-Gate High-k Material Parameters Featuring Electron Gate Tunneling Current Transition
    Hsu, Chih-Yu
    Chang, Hua-Gang
    Chen, Ming-Jer
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (04) : 953 - 959
  • [50] Impacts of NBTI and PBTI on Power-Gated SRAM with High-k Metal-Gate Devices
    Yang, Hao-, I
    Chuang, Ching-Te
    Hwang, Wei
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 377 - +