Effect of Pregate Carbon Implant on Narrow Width Behavior and Performance of High-k Metal-Gate nMOS Transistors

被引：1
|
作者：
Mohapatra, Nihar R. [1 ]
Ganeriwala, Mohit D. [1 ]
Sivanaresh, Satya M. [1 ]
机构：
[1] IIT Gandhinagar, Dept Elect Engn, Gandhinagar 382355, India
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2016年 / 63卷 / 07期
关键词：
Boron diffusion; device scaling; high-k metal gate (HKMG); junction leakage; metal gate; MOS transistor; narrow width effect (NEW); self-interstitials; universal curve; SILICON;
D O I：
10.1109/TED.2016.2570600
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper experimentally shows the reduction of anomalous narrow width effect (NWE) observed in gate-first high-k metal-gate (HKMG) nMOS transistors by using pregate carbon implants. The experiments are performed with different carbon implant doses and energies, in collaboration with a semiconductor foundry. The 28-nm gate-first HKMG CMOS technology is used as the baseline flow. The physical mechanisms responsible for this improvement are identified and explained in detail. It is further shown that the pregate carbon implant used to suppress the NWE also increases junction leakage, improves the device electrostatics, and improves the universal curve.
引用
收藏
页码：2708 / 2713
页数：6
相关论文
共 50 条
  • [21] Design and Optimization of 22 nm Gate Length High-k/Metal gate NMOS Transistor
    Maheran, Afifah A. H.
    Menon, P. S.
    Ahmad, I.
    Shaari, S.
    Elgomati, H. A.
    Salehuddin, F.
    3RD ISESCO INTERNATIONAL WORKSHOP AND CONFERENCE ON NANOTECHNOLOGY 2012 (IWCN2012), 2013, 431
  • [22] A High-Performance, High-Density 28nm eDRAM Technology with High-K/Metal-Gate
    Huang, K. C.
    Ting, Y. W.
    Chang, C. Y.
    Tu, K. C.
    Tzeng, K. C.
    Chu, H. C.
    Pai, C. Y.
    Katoch, A.
    Kuo, W. H.
    Chen, K. W.
    Hsieh, T. H.
    Tsai, C. Y.
    Chiang, W. C.
    Lee, H. F.
    Achyuthan, A.
    Chen, C. Y.
    Chin, H. W.
    Wang, M. J.
    Wang, C. J.
    Tsai, C. S.
    Oconnell, C. M.
    Natarajan, S.
    Wuu, S. G.
    Wang, I. F.
    Hwang, H. Y.
    Tran, L. C.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [23] Temperature dependant characteristics of scaled NMOS transistors with ultra-thin high-K dielectrics and metal gate electrodes
    Zhang, Yanli
    Liyanage, Luckshitha S.
    Wang, Gan
    Jin, Zhian
    White, Marvin H.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 177 - 178
  • [24] 28nm Metal-gate High-K CMOS SoC Technology for High-Performance Mobile Applications
    Yang, S. H.
    Sheu, J. Y.
    Ieong, M. K.
    Chiang, M. H.
    Yamamoto, T.
    Liaw, J. J.
    Chang, S. S.
    Lin, Y. M.
    Hsu, T. L.
    Hwang, J. R.
    Ting, J. K.
    Wu, C. H.
    Ting, K. C.
    Yang, F. C.
    Liu, C. M.
    Wu, I. L.
    Chen, Y. M.
    Chent, S. J.
    Chen, K. S.
    Cheng, J. Y.
    Tsai, M. H.
    Chang, W.
    Chen, R.
    Chen, C. C.
    Lee, T. L.
    Lin, C. K.
    Yang, S. C.
    Sheu, Y. M.
    Tzeng, J. T.
    Lu, L. C.
    Jang, S. M.
    Diaz, C. H.
    Mii, Y. J.
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [25] Gate-Stack Engineering to Improve the Performance of 28 nm Low-Power High-K/Metal-Gate Device
    Park, Jeewon
    Jang, Wansu
    Shin, Changhwan
    MICROMACHINES, 2021, 12 (08)
  • [26] Schottky-barrier S/D MOSFETs with high-K gate dielectrics and metal-gate electrode
    Zhu, SY
    Yu, HY
    Whang, SJ
    Chen, JH
    Shen, C
    Zhu, CX
    Lee, SJ
    Li, MF
    Chan, DSH
    Yoo, WJ
    Du, AY
    Tung, CH
    Singh, J
    Chin, A
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 268 - 270
  • [27] BTI reliability of 45 nm high-k plus metal-gate process technology
    Pae, S.
    Agostinelli, M.
    Brazie, M.
    Chau, R.
    Dewey, G.
    Ghani, T.
    Hattendorf, M.
    Hicks, J.
    Kavalieros, J.
    Kuhn, K.
    Kuhn, M.
    Maiz, J.
    Metz, M.
    Mistry, K.
    Prasad, C.
    Ramey, S.
    Roskowski, A.
    Sandford, J.
    Thomas, C.
    Thomas, J.
    Wiegand, C.
    Wiedemer, J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 352 - +
  • [28] A quantum mechanical model of gate leakage current for scaled NMOS transistors with ultra-thin high-K dielectrics and metal gate electrodes
    Zhang, Yanli
    Jin, Zhian
    Wang, Gan
    Liyanage, Luckshitha S.
    White, Marvin H.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 80 - 81
  • [29] Impacts of NBTI/PBTI on performance of domino logic circuits with high-k metal-gate devices in nanoscale CMOS
    Kaffashian, Masaoud Houshmand
    Lotfi, Reza
    Mafinezhad, Khalil
    Mahmoodi, Hamid
    MICROELECTRONICS RELIABILITY, 2012, 52 (08) : 1655 - 1659
  • [30] Sub-1nm EOT scaling for high-k/metal-gate stacks
    Heyns, M
    Schram, T
    Ragnarsson, LÅ
    De Gendt, S
    Kerber, A
    SOLID STATE TECHNOLOGY, 2004, 47 (07) : 22 - +
12345