Effect of Pregate Carbon Implant on Narrow Width Behavior and Performance of High-k Metal-Gate nMOS Transistors

被引:1
|
作者
Mohapatra, Nihar R. [1 ]
Ganeriwala, Mohit D. [1 ]
Sivanaresh, Satya M. [1 ]
机构
[1] IIT Gandhinagar, Dept Elect Engn, Gandhinagar 382355, India
关键词
Boron diffusion; device scaling; high-k metal gate (HKMG); junction leakage; metal gate; MOS transistor; narrow width effect (NEW); self-interstitials; universal curve; SILICON;
D O I
10.1109/TED.2016.2570600
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper experimentally shows the reduction of anomalous narrow width effect (NWE) observed in gate-first high-k metal-gate (HKMG) nMOS transistors by using pregate carbon implants. The experiments are performed with different carbon implant doses and energies, in collaboration with a semiconductor foundry. The 28-nm gate-first HKMG CMOS technology is used as the baseline flow. The physical mechanisms responsible for this improvement are identified and explained in detail. It is further shown that the pregate carbon implant used to suppress the NWE also increases junction leakage, improves the device electrostatics, and improves the universal curve.
引用
收藏
页码:2708 / 2713
页数:6
相关论文
共 50 条
  • [1] Anomalous Width Dependence of Gate Current in High-K Metal Gate nMOS Transistors
    Duhan, Pardeep
    Ganeriwala, Mohit D.
    Rao, V. Ramgopal
    Mohapatra, Nihar R.
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (08) : 739 - 741
  • [2] Advanced Si and SiGe strained channel NMOS and PMOS transistors with high-K/metal-gate stack
    Datta, S
    Brask, J
    Dewey, G
    Doczy, M
    Doyle, B
    Jin, B
    Kavalieros, J
    Metz, M
    Majumdar, A
    Radosavljevic, M
    Chau, R
    PROCEEDING OF THE 2004 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2004, : 194 - 197
  • [3] Improvement of cell transistors in high-k/metal-gate peripheral transistors technology for high-performance graphic memories
    Jang, Dongkyu
    Lee, Jieun
    Kim, Daekyum
    Hwang, Doo Hee
    Nho, Kyoungrock
    Lee, Inkyum
    Kim, Shindeuk
    Park, Taehoon
    Hong, Hyeongsun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (03)
  • [4] Process Technology - High-k Metal-Gate integration
    Texas Instruments
    Tech. Dig. Int. Electron Meet. IEDM, 2008,
  • [5] A New Method for Enhancing High-k/Metal-Gate Stack Performance and Reliability for High-k Last Integration
    Yew, K. S.
    Ang, D. S.
    Tang, L. J.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 295 - 297
  • [6] Frequency Dependence of NBTI in High-k/Metal-gate Technology
    Hsieh, M. -H.
    Maji, D.
    Huang, Y. -C.
    Yew, T. -Y.
    Wang, W.
    Lee, Y. -H.
    Shih, J. R.
    Wu, K.
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [7] Modeling and Optimization of Variability in High-k/Metal-Gate MOSFETs
    Yu, T-H
    Ohtou, Tetsu
    Liu, K-M
    Chen, W-Y
    Hu, Y-P
    Cheng, C-F
    Sheu, Y-M
    2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 91 - +
  • [8] Impact of the TiN barrier layer on the positive bias temperature instabilities of high-k/metal-gate field effect transistors
    Huang, Da-Cheng
    Gong, Jeng
    Huang, Chih-Fang
    Chung, Steve S.
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [9] The impact of interface/border defect on performance and reliability of high-k/metal-gate CMOSFET
    Yeh, Wen-Kuan
    Chen, Po-Ying
    Gan, Kwang-Jow
    Wang, Jer-Chyi
    Lai, Chao Sung
    MICROELECTRONICS RELIABILITY, 2013, 53 (02) : 265 - 269
  • [10] Analysis and Modeling of the Narrow Width Effect in Gate-First HKMG nMOS Transistors
    Satya, Sivanaresh M.
    Mohapatra, Nihar Ranjan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (04) : 1085 - 1091