Solving parity games by a reduction to SAT

被引:5
作者
Heljanko, Keijo [2 ]
Keinanen, Misa
Lange, Martin [1 ]
Niemela, Ilkka [2 ]
机构
[1] Univ Kassel, Sch Elect Engn & Comp Sci, Kassel, Germany
[2] Aalto Univ, Dept Informat & Comp Sci, Helsinki, Finland
基金
芬兰科学院;
关键词
Parity games; Propositional satisfiability; Difference logic; BOUNDED MODEL CHECKING; ALGORITHM;
D O I
10.1016/j.jcss.2011.05.004
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a reduction from the problem of solving parity games to the satisfiability problem in propositional logic (SAT). The reduction is done in two stages. first into difference logic. i.e. SAT combined with the theory of integer differences, an instance of the SAT modulo theories (SMT) framework. In the second stage the integer variables and constraints of the difference logic encoding are replaced with a set of Boolean variables and constraints on them, giving rise to a pure SAT encoding of the problem. The reduction uses Jurdzinski's characterisation of winning strategies via progress measures. The reduction is motivated by the success of SAT solvers in symbolic verification, bounded model checking in particular. The paper reports on prototype implementations of the reductions and presents some experimental results. (C) 2011 Elsevier Inc. All rights reserved.
引用
收藏
页码:430 / 440
页数:11
相关论文
共 32 条
  • [1] [Anonymous], P INT WORKSH GAM DES
  • [2] [Anonymous], 2000, COMPUTER AIDED VERIF, DOI DOI 10.1007/10722167_18
  • [3] [Anonymous], 1991, Proc. 32nd IEEE Symp. Found, DOI DOI 10.1109/SFCS.1991.185392
  • [4] LINEAR ENCODINGS OF BOUNDED LTL MODEL CHECKING
    Biere, Armin
    Heljanko, Keijo
    Junttila, Tommi
    Latvala, Timo
    Schuppan, Viktor
    [J]. LOGICAL METHODS IN COMPUTER SCIENCE, 2006, 2 (05)
  • [5] Björklund H, 2003, LECT NOTES COMPUT SC, V2607, P663
  • [6] SYMBOLIC MODEL CHECKING - 1020 STATES AND BEYOND
    BURCH, JR
    CLARKE, EM
    MCMILLAN, KL
    DILL, DL
    HWANG, LJ
    [J]. INFORMATION AND COMPUTATION, 1992, 98 (02) : 142 - 170
  • [7] Bounded model checking using satisfiability solving
    Clarke, E
    Biere, A
    Raimi, R
    Zhu, Y
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2001, 19 (01) : 7 - 34
  • [8] CLEAVELAND R, 1990, ACTA INFORM, V27, P725, DOI 10.1007/BF00264284
  • [9] Cleaveland R., 1992, LECT NOTES COMPUTER, V663, P410, DOI DOI 10.1007/3-540-56496-9
  • [10] Cook S. A., 1971, Proceedings of the 3rd annual ACM symposium on theory of computing, P151