Path Based Timing Validation for Timed Asynchronous Design

被引：9

作者：

Lee, William ^{[1
]}

Sharma, Tannu ^{[1
]}

Stevens, Kenneth S. ^{[1
]}

机构：

[1] Univ Utah, Elect & Comp Engn, Salt Lake City, UT 84112 USA

来源：

2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID) | 2016年

关键词：

D O I：

10.1109/VLSID.2016.111

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Timing is an important parameter necessary to ensure the correctness of a design. Timed asynchronous designs can have complex timing paths that include combinational cycles. Commercial electronic design automation ( EDA) tools do not support asynchronous designs because timing graphs are required to be acyclic. This paper reports on a methodology that enables commercial tools to support full cyclic path timing validation of timed asynchronous designs.

引用

页码：511 / 516

页数：6

共 50 条

[41] System Testing of Timing Requirements based on Use Cases and Timed Automata [J].

Wang, Chunhui ;

Pastore, Fabrizio ;

Briand, Lionel .

2017 10TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION (ICST), 2017, :299-309

[42] An A-FPGA Architecture for Relative Timing Based Asynchronous Designs [J].

Manoranjan, Jotham Vaddaboina ;

Stevens, Kenneth S. .

2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,

[43] The Clock-Free Asynchronous Receiver Design for Molecular Timing Channels in Diffusion-Based Molecular Communications [J].

Li, Qingchao .

IEEE TRANSACTIONS ON NANOBIOSCIENCE, 2019, 18 (04) :585-596

[44] Introducing KeyRing self-timed microarchitecture and timing-driven design flow [J].

Fiorentino, Mickael ;

Thibeault, Claude ;

Savaria, Yvon .

IET COMPUTERS AND DIGITAL TECHNIQUES, 2021, 15 (06) :409-426

[45] DESIGN AND VALIDATION OF CONCURRENT PROCESSES WITH TIMING SEQUENCE DIAGRAMS [J].

PILLER, U .

MICROPROCESSING AND MICROPROGRAMMING, 1990, 26 (05) :339-350

[46] SMT-Based Validation of Timed Failure Propagation Graphs [J].

Bozzano, Marco ;

Cimatti, Alessandro ;

Gario, Marco ;

Micheli, Andrea .

PROCEEDINGS OF THE TWENTY-NINTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2015, :3724-3730

[47] Design of a DCO based on Worst-Case Delay of a Self-Timed Counter and a Digitally controllable Delay Path [J].

Benafa, Oyinkuro ;

Ogweno, Austin ;

Shang, Delong ;

Yakovlev, Alex .

2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,

[48] ASYNCHRONOUS TIMING ERROR CHARACTERISTICS [J].

BUCKLEY, JE .

COMPUTER DESIGN, 1978, 17 (02) :12-&

[49] Design and implementation of an all-digital timing recovery system for asynchronous communication [J].

Jaime Valenciano-Rojas, Jose ;

Rimolo-Donadio, Renato .

TECNOLOGIA EN MARCHA, 2015, 28 (02) :33-43

[50] Testable Error Detection Logic Design Applied to an Asynchronous Timing Resilient Template [J].

Kuentzer, Felipe A. ;

Juracy, Leonardo R. ;

Moreira, Matheus T. ;

Amory, Alexandre M. .

2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2018,

← 1 2 3 4 5 →