Path Based Timing Validation for Timed Asynchronous Design

被引：9

作者：

Lee, William ^{[1
]}

Sharma, Tannu ^{[1
]}

Stevens, Kenneth S. ^{[1
]}

机构：

[1] Univ Utah, Elect & Comp Engn, Salt Lake City, UT 84112 USA

来源：

2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID) | 2016年

关键词：

D O I：

10.1109/VLSID.2016.111

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Timing is an important parameter necessary to ensure the correctness of a design. Timed asynchronous designs can have complex timing paths that include combinational cycles. Commercial electronic design automation ( EDA) tools do not support asynchronous designs because timing graphs are required to be acyclic. This paper reports on a methodology that enables commercial tools to support full cyclic path timing validation of timed asynchronous designs.

引用

页码：511 / 516

页数：6

共 50 条

[31] Asynchronous Test Equivalence over Timed Processes [J].

Bhateja, Puneet .

THEORETICAL ASPECTS OF SOFTWARE ENGINEERING, TASE 2023, 2023, 13931 :114-125

[32] Path compression in timed automata [J].

Janowska, Agata ;

Penczek, Wojciech .

FUNDAMENTA INFORMATICAE, 2007, 79 (3-4) :379-399

[33] A timing verifier and timing profiler for asynchronous circuits [J].

Karlsen, PA ;

Roine, PT .

FIFTH INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - PROCEEDINGS, 1999, :13-23

[34] Timed Petri nets: Efficiency of asynchronous systems [J].

Bihler, E ;

Vogler, W .

FORMAL METHODS FOR THE DESIGN OF REAL-TIME SYSTEMS, 2004, 3185 :25-58

[35] Asynchronous multi-process timed automata [J].

Li, Guoqiang ;

Liu, Li ;

Fukuda, Akira .

SOFTWARE QUALITY JOURNAL, 2018, 26 (03) :961-989

[36] Hazard Checking of Timed Asynchronous Circuits Revisited [J].

Beal, Frederic ;

Yoneda, Tomohiro ;

Myers, Chris J. .

FUNDAMENTA INFORMATICAE, 2008, 88 (04) :411-435

[37] Asynchronous multi-process timed automata [J].

Guoqiang Li ;

Li Liu ;

Akira Fukuda .

Software Quality Journal, 2018, 26 :961-989

[38] Hazard checking of timed asynchronous circuits revisited [J].

Beal, Frederoc ;

Yoneda, Tomohiro ;

Myers, Chris J. .

SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, :51-+

[39] A four-phase handshaking asynchronous static RAM design for self-timed systems [J].

Sit, VWY ;

Choy, CS ;

Chan, CF .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (01) :90-96

[40] Timed automata with asynchronous processes: Schedulability and decidability [J].

Fersman, E ;

Pettersson, P ;

Yi, W .

TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANAYLSIS OF SYSTEMS, PROCEEDINGS, 2002, 2280 :67-82

← 1 2 3 4 5 →