Path Based Timing Validation for Timed Asynchronous Design

被引：10

作者：

Lee, William ^{[1
]}

Sharma, Tannu ^{[1
]}

Stevens, Kenneth S. ^{[1
]}

机构：

[1] Univ Utah, Elect & Comp Engn, Salt Lake City, UT 84112 USA

来源：

2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID) | 2016年

关键词：

D O I：

10.1109/VLSID.2016.111

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Timing is an important parameter necessary to ensure the correctness of a design. Timed asynchronous designs can have complex timing paths that include combinational cycles. Commercial electronic design automation ( EDA) tools do not support asynchronous designs because timing graphs are required to be acyclic. This paper reports on a methodology that enables commercial tools to support full cyclic path timing validation of timed asynchronous designs.

引用

页码：511 / 516

页数：6

共 50 条

[21] Heterogeneous and Asynchronous Networks of Timed Systems [J].

Fiadeiro, Jose Luis ;

Lopes, Antonia .

FUNDAMENTAL APPROACHES TO SOFTWARE ENGINEERING, FASE 2014, 2014, 8411 :79-93

[22] The timed asynchronous distributed system model [J].

Cristian, F ;

Fetzer, C .

TWENTY-EIGHTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST PAPERS, 1998, :140-149

[23] On Urgency in Asynchronous Timed Session Types [J].

Murgia, Maurizio .

ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2018, (279) :85-94

[24] Simultaneous analysis and design based optimization for paper path and timing design of a high-volume printer [J].

Swartjes, L. ;

Etman, L. F. P. ;

van de Mortel-Fronczak, J. M. ;

Rooda, J. E. ;

Somers, L. J. A. M. .

MECHATRONICS, 2017, 41 :82-89

[25] Edge reversal-based asynchronous timing synthesis [J].

Franca, FMG ;

Alves, VC ;

Granja, EP .

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, :A45-A48

[26] New asynchronous pipeline scheme: application to the design of a self-timed ring divider [J].

Telecom Bretagne, Meylan, France .

IEEE J Solid State Circuits, 7 (1001-1013)

[27] A new asynchronous pipeline scheme: Application to the design of a self-timed ring divider [J].

Renaudin, M ;

ElHassan, B ;

Guyot, A .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) :1001-1013

[28] TIMING OF ASYNCHRONOUS MACHINES [J].

MALAMAN, G .

ELETTROTECNICA, 1969, 56 (05) :319-&

[29] High level synthesis of timed asynchronous circuits [J].

Yoneda, T ;

Matsumoto, A ;

Kato, M ;

Myers, C .

11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2005, :178-189

[30] Perfect failure detection in timed asynchronous systems [J].

Fetzer, C .

IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (02) :99-112

← 1 2 3 4 5 →