A 1-1-1-1 MASH Delta-Sigma Modulator Using Dynamic Comparator-Based OTAs

被引：0
|
作者：
Yamamoto, Kentaro [1 ]
Carusone, Anthony Chan [1 ]
机构：
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 1A1, Canada
来源：
2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2011年
关键词：
PIPELINED ADC; CMOS; MS/S;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 1-1-1-1 MASH delta-sigma modulator with dynamic comparator-based OTAs as replacements for conventional OTAs is presented. The proposed OTA asynchronously alternates between input comparison and current pulse injection under digital control. The 65-nm LP CMOS prototype achieves a FoM of 276 fJ/conv-step with 70.4 dB SNDR over a 2.5-MHz bandwidth while consuming 3.73 mW from a 1.2-V supply.
引用
收藏
页数：4
相关论文
共 25 条
  • [1] A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs
    Yamamoto, Kentaro
    Carusone, Anthony Chan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (08) : 1866 - 1883
  • [2] A Linear and Efficient 1-bit Digital Transmitter with Envelope Delta-sigma Modulation for 700MHz LTE
    Tanio, M.
    Hori, S.
    Hayakawa, M.
    Tawa, N.
    Motoi, K.
    Kunihiro, K.
    2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
  • [3] A 1.8 V 15-bit 1 mW 2nd-order sigma-delta modulator
    Yang, W
    Salama, CAT
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 26 (03) : 199 - 212
  • [4] A 1.8 V 15-bit 1 mW 2nd-Order Sigma-Delta Modulator
    Wei Yang
    C. Andre T. Salama
    Analog Integrated Circuits and Signal Processing, 2001, 26 (3) : 191 - 204
  • [5] A Time-Mode-Modulation Digital Quadrature Power Amplifier Based on 1-bit Delta–Sigma Modulator and Hybrid FIR Filter
    Zhang, Yuncheng
    Sun, Zheng
    Liu, Bangan
    Qiu, Junjun
    Xu, Dingxin
    Zhang, Yi
    Fu, Xi
    You, Dongwon
    Huang, Hongye
    Madany, Waleed
    Fadila, Ashbir Aviat
    Liu, Zezheng
    Wang, Wenqian
    Xiong, Yuang
    Shirane, Atsushi
    Okada, Kenichi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (04) : 993 - 1005
  • [6] A 72.9-dB SNDR 20-MHz BW 2-2 Discrete-Time Resolution-Enhanced Sturdy MASH Delta-Sigma Modulator Using Source-Follower-Based Integrators
    Kwak, Yong-Sik
    Cho, Kang-Il
    Kim, Ho-Jin
    Lee, Seung-Hoon
    Ahn, Gil-Cho
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (10) : 2772 - 2782
  • [7] Histogram-Based Calibration of Capacitor Mismatch and Comparator Offset for 1-Bit/Stage Pipelined ADCs
    Xuan-Lun Huang
    Ping-Ying Kang
    Yuan-Chi Yu
    Jiun-Lang Huang
    Journal of Electronic Testing, 2011, 27 : 441 - 453
  • [8] Histogram-Based Calibration of Capacitor Mismatch and Comparator Offset for 1-Bit/Stage Pipelined ADCs
    Huang, Xuan-Lun
    Kang, Ping-Ying
    Yu, Yuan-Chi
    Huang, Jiun-Lang
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2011, 27 (04): : 441 - 453
  • [9] Area and Power Efficient 4-Bit Comparator Design by Using 1-Bit Full Adder Module
    Sharma, Anjali
    Sharma, Pranshu
    2014 INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), 2014, : 1 - 6
  • [10] A dynamic comparator exploiting floating inverter preamplifier with stacked cross coupled feedback inverter for 16-bit 1 MS/s SAR ADC
    Zhu, Zhenyu
    Xiong, Yuzhou
    Zhang, Yanbo
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2025, 156
123