A Scalable and Reconfigurable Fault-Tolerant Distributed Routing Algorithm for NoCs

被引:1
作者
Shi, Zewen [1 ]
Zeng, Xiaoyang [1 ]
Yu, Zhiyi [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China
来源
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2011年 / E94D卷 / 07期
关键词
fault-tolerant routing; network-on-chip (NoC); deadlock-free; divide-and-conquer; system partition;
D O I
10.1587/transinf.E94.D.1386
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Manufacturing defects in the deep sub-micron VLSI process and aging resulted problems of devices during lifecycle are inevitable, and fault-tolerant routing algorithms are important to provide the required communication for NoCs in spite of failures. The proposed algorithm, referred to as scalable and reconfigurable fault-tolerant distributed routing (RFDR), partitions the system into nine regions using the concept of divide-and-conquer. It is a distributed algorithm, and each router guarantees fault-tolerance within one's own region and the system can be still sustained with multiple fault areas. The proposed RFDR has excellent scalability with hardware cost keeping constant independent of system size. Also it is completely reconfigurable when new nodes fail. Simulations under various synthetic traffic patterns show its better performance compared to Extended-XY routing algorithm. Moreover, there is almost no hardware overhead compared to Logic-Based Distributed Routing (LBDR), but the fault-tolerance capacity is enhanced in the proposed algorithm. Hardware cost is reduced 37% compared to Reconfigurable Distributed Scalable Predictable Interconnect Network (R-DSPIN) which only supports single fault region.
引用
收藏
页码:1386 / 1397
页数:12
相关论文
共 29 条
  • [1] [Anonymous], P DES AUT TEST EUR C
  • [2] Bell S., 2008, P 2008 IEEE INT SOL, DOI DOI 10.1109/ISSCC.2008.4523070
  • [3] FAULT-TOLERANT WORMHOLE ROUTING ALGORITHMS FOR MESH NETWORKS
    BOPPANA, RV
    CHALASANI, S
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (07) : 848 - 864
  • [4] Thousand core chips-a technology perspective
    Borkar, Shekhar
    [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 746 - 749
  • [5] Chen KH, 1998, J INF SCI ENG, V14, P765
  • [6] DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
  • [7] Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
  • [8] Dumitras T, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P225, DOI 10.1109/ASPDAC.2003.1195021
  • [9] Logic-based distributed routing for NoCs
    Parallel Architectures Group, Technical University of Valencia, Spain
    [J]. IEEE Comput. Archit. Lett., 2008, 1 (13-16): : 13 - 16
  • [10] FURBER S, 2006, 11 IEEE EUR TEST S E