Circuit Design and Simulation of a Transmit Beamforming ASIC for High-Frequency Ultrasonic Imaging Systems

被引:11
作者
Athanasopoulos, Georgios I. [1 ]
Carey, Stephen J. [2 ,3 ]
Hatfield, John V. [2 ]
机构
[1] Univ Cyprus, Dept Mech & Mfg Engn, Nicosia, Cyprus
[2] Univ Manchester, Sch Elect & Elect Engn, Manchester, Lancs, England
[3] Sifam Ltd, Romford, Essex, England
基金
英国工程与自然科学研究理事会;
关键词
DELAY; ARRAY;
D O I
10.1109/TUFFC.2011.1952
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
This paper describes the design of a programmable transmit beamformer application-specific integrated circuit (ASIC) with 8 channels for ultrasound imaging systems. The system uses a 20-MHz reference clock. A digital delay-locked loop (DLL) was designed with 50 variable delay elements, each of which provides a clock with different phase from a single reference. Two phase detectors compare the phase difference of the reference clock with the feedback clock, adjusting the delay of the delay elements to bring the feedback clock signal in phase with the reference clock signal. Two independent control voltages for the delay elements ensure that the mark space ratio of the pulses remain at 50%. By combining a 10-bit asynchronous counter with the delays from the DLL, each channel can be programmed to give a maximum time delay of 51 mu s with 1 ns resolution. It can also give bursts of up to 64 pulses. Finally, for a single pulse, it can adjust the pulse width between 9 ns and 100 ns by controlling the current flowing through a capacitor in a one-shot circuit, for use with 40-MHz and 5-MHz transducers, respectively.
引用
收藏
页码:1320 / 1331
页数:12
相关论文
共 14 条
[1]  
Atlianasopotilos G, 2004, ULTRASON, P1398
[2]   Scanning Head with 128-Element 20-MHz PVDF Linear Array Transducer [J].
Carey, Stephen J. ;
Brox-Nilsen, Christian ;
Lewis, Hugh M. ;
Gregory, Christopher M. ;
Hatfield, John V. .
IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2009, 56 (08) :1769-1777
[3]   MULTIFREQUENCY ZERO-JITTER DELAY-LOCKED LOOP [J].
EFENDOVICH, A ;
AFEK, Y ;
SELLA, C ;
BIKOWSKY, Z .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) :67-70
[4]   Packaging and design of reconfigurable arrays for volumetric imaging [J].
Fisher, R. ;
Wodnicki, R. ;
Cogan, S. ;
Thomas, R. ;
Mills, D. ;
Woychik, C. ;
Lewandowski, R. ;
Thomenius, K. .
2007 IEEE ULTRASONICS SYMPOSIUM PROCEEDINGS, VOLS 1-6, 2007, :407-410
[5]   CHARGE-PUMP PHASE-LOCK LOOPS [J].
GARDNER, FM .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1980, 28 (11) :1849-1858
[6]   A portable digital DLL for high-speed CMOS interface circuits [J].
Garlepp, BW ;
Donnelly, KS ;
Kim, J ;
Chau, PS ;
Zerbe, JL ;
Huang, C ;
Tran, CV ;
Portmann, CL ;
Stark, D ;
Chan, YF ;
Lee, TH ;
Horowitz, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :632-644
[7]   A VARIABLE DELAY-LINE PLL FOR CPU - COPROCESSOR SYNCHRONIZATION [J].
JOHNSON, MG ;
HUDSON, EL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (05) :1218-1223
[8]   Current starved delay element with symmetric load [J].
Jovanovic, GS ;
Stojcev, MK .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2006, 93 (03) :167-175
[9]   A 2.5-V CMOS DELAY-LOCKED LOOP FOR AN 18-MBIT, 500-MEGABYTE/S DRAM [J].
LEE, TH ;
DONNELLY, KS ;
HO, JTC ;
ZERBE, J ;
JOHNSON, MG ;
ISHIKAWA, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (12) :1491-1496
[10]   A semidigital dual delay-locked loop [J].
Sidiropoulos, S ;
Horowitz, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) :1683-1692