An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata

被引:39
作者
Ahmadpour, Seyed-Sajad [1 ]
Mosleh, Mohammad [1 ]
Heikalabad, Saeed Rasouli [2 ]
机构
[1] Islamic Azad Univ, Dezful Branch, Dept Comp Engn, Dezful, Iran
[2] Islamic Azad Univ, Tabriz Branch, Dept Comp Engn, Tabriz, Iran
关键词
Quantum-dot Cellular Automata (QCA); 5-input majority gate; Fault-tolerant; Arithmetic Logic Unit(ALU); Physical proofs; DESIGN;
D O I
10.1016/j.compeleceng.2020.106548
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a novel fault-tolerant 5-input majority gate using 28 simple and rotated cells in Quantum-dot Cellular Automata (QCA) technology. The proposed gate is evaluated against cell omission, extra-cell deposition, and cell displacement defects to check the stability. The simulation results using QCADesigner 2.0.3 software show that the proposed gate is 59% and 100% fault-tolerant against single-cell omission and extra-cell deposition defects, respectively. It also shows good tolerance against cell displacement defects. Moreover, the functionality of the proposed structure is confirmed by physical proofs. QCAPro tool is used to analyze the power consumption of the proposed structure. Faulttolerant versions of basic gates including 2-input AND, 2-input XOR, and 3-input XOR are suggested using the proposed gate. Moreover, a fault-tolerant 2:1 multiplexer, a 4-bit even parity generator, and an Arithmetic Logic Unit (ALU) are developed and implemented using the proposed fault-tolerant basic gates. (C) 2020 Elsevier Ltd. All rights reserved.
引用
收藏
页数:16
相关论文
共 19 条
[1]  
Ahmadpour SS, 2019, INT J CIRCT THEORY A
[2]  
Akeela R, 2011, 5 INPUT MAJORITY GAT
[3]   Design and evaluation of new majority gate-based RAM cell in quantum-dot cellular automata [J].
Angizi, Shaahin ;
Sarmadi, Soheil ;
Sayedsalehi, Samira ;
Navi, Keivan .
MICROELECTRONICS JOURNAL, 2015, 46 (01) :43-51
[4]  
[Anonymous], 2002, Nanotechnology: Basic Science and Emerging Technologies
[5]   Design of novel D flip-flops with set and reset abilities in quantum-dot cellular automata nanotechnology [J].
Binaei, Reza ;
Gholami, Mohammad .
COMPUTERS & ELECTRICAL ENGINEERING, 2019, 74 :259-272
[6]   USE: A Universal, Scalable, and Efficient Clocking Scheme for QCA [J].
Campos, Caio Araujo T. ;
Marciano, Abner L. ;
Vilela Neto, Omar P. ;
Torres, Frank Sill .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (03) :513-517
[7]   An efficient design of Vedic multiplier using ripple carry adder in Quantum-dot Cellular Automata [J].
Chudasama, Ashvin ;
Sasamal, Trailokya Nath ;
Yadav, Jyoti .
COMPUTERS & ELECTRICAL ENGINEERING, 2018, 65 :527-542
[8]   Design and analysis of new fault-tolerant majority gate for quantum-dot cellular automata [J].
Du, Huakun ;
Lv, Hongjun ;
Zhang, Yongqiang ;
Peng, Fei ;
Xie, Guangjun .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (04) :1484-1497
[9]   A new quantum-dot cellular automata fault-tolerant five-input majority gate [J].
Farazkish, Razieh .
JOURNAL OF NANOPARTICLE RESEARCH, 2014, 16 (02)
[10]   New efficient five-input majority gate for quantum-dot cellular automata [J].
Farazkish, Razieh ;
Navi, Keivan .
JOURNAL OF NANOPARTICLE RESEARCH, 2012, 14 (11)