A two-point modulation technique for CMOS power amplifier in polar transmitter architecture

被引:25
作者
Shameli, Amin [2 ]
Safarian, Aminghasem [2 ]
Rofougaran, Ahmadreza [1 ]
Rofougaran, Maryam [1 ]
De Flaviis, Franco [2 ]
机构
[1] Broadcom Corp, Irvine, CA 92617 USA
[2] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA
关键词
amplitude modulation; CMOS power amplifier (PA); nonlinear PA; polar transmitter; transmitter;
D O I
10.1109/TMTT.2007.912012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A two-point modulation technique is presented that improves the performance of nonlinear power amplifiers (PAs) in polar transmitters. In this scheme, the output amplitude modulation is performed by controlling the current of the PA. The current control technique enables the PA to provide wideband amplitude modulation, as well as high power control dynamic range. In addition, the supply voltage of the PA is adjusted based on the output power level. The voltage supply adjustment substantially improves the effective power efficiency of the PA. The voltage supply control is performed using a second-order sigma-delta dc-dc converter, which presents an efficiency of over 95% in its operational range. The PA operates at 900 MHz with maximum output power of 27.8 dBm and power efficiency of 34 % at maximum output power. The proposed PA achieves 62-dB power control dynamic range with amplitude modulation bandwidth of over 17.1 MHz. The circuits are fabricated in a CMOS 0.18-mu m process with a 3.3-V power supply.
引用
收藏
页码:31 / 38
页数:8
相关论文
共 14 条
[1]   Fully integrated CMOS power amplifier design using the distributed active-transformer architecture [J].
Aoki, I ;
Kee, SD ;
Rutledge, DB ;
Hajimiri, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) :371-383
[2]   An FPGA-based re-configurable 24-bit 96kHz sigma-delta audio DAC [J].
Cheung, RCC ;
Pun, KP ;
Yuen, SCL ;
Tsoi, KH ;
Leong, PHW .
2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, :110-117
[3]   Parasitic-aware design and optimization of a CMOS RF power amplifier [J].
Choi, K ;
Allstot, DJ .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (01) :16-25
[4]  
Clark K. K., 1971, COMMUNICATION CIRCUI
[5]  
Hajimiri A, 2005, IEEE RAD FREQ INTEGR, P439
[6]   The class-E/F family of ZVS switching amplifiers [J].
Kee, SD ;
Aoki, I ;
Hajimiri, A ;
Rutledge, D .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2003, 51 (06) :1677-1690
[7]   THE BASIS AND ARCHITECTURE FOR THE REDUCTION OF TONES IN A SIGMA-DELTA DAC [J].
LEDZIUS, RC ;
IRWIN, J .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (07) :429-439
[8]  
Lee T, 2004, DESIGN CMOS RADIO FR
[9]   A wide-band linear amplitude modulator for polar transmitters based on the concept of interleaving delta modulation [J].
Nagle, P ;
Burton, P ;
Heaney, E ;
McGrath, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1748-1756
[10]   A 1.75-GHz polar modulated CMOS RF power amplifier for GSM-EDGE [J].
Reynaert, P ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2598-2608