An indexed-scaling pipelined FFT processor for OFDM-based WPAN applications

被引:45
作者
Chen, Yuan [1 ]
Tsao, Yu-Chi [1 ]
Lin, Yu-Wei [2 ]
Lin, Chin-Hung [3 ]
Lee, Chen-Yi [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 30010, Taiwan
[2] MediaTek Inc, Hsinchu 300, Taiwan
[3] ICL, ITRI, Hsinchu 310, Taiwan
关键词
convergent block floating point (CBFP); data scaling; fast Fourier transform (FFT); indexed-scaling; mixed-radix multipath delay feedback (MRMDF); orthogonal frequency-division multiplexing (OFDM); wireless personal area network (WPAN);
D O I
10.1109/TCSII.2007.910771
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this brief, a high-throughput and low-complexity fast Fourier transform (FFT) processor for wideband orthogonal frequency division multiplexing communication systems is presented. A new indexed-scaling method is proposed to reduce both the critical-path delay and hardware cost by employing shorter wordlength. Together with the mixed-radix multipath delay feedback structure, the proposed FFT processor can achieve very high throughput with low hardware cost. From analysis, it is shown that the proposed indexed-scaling method can save at least 11% memory utilizations compared to other state-of-the-art scaling algorithms. Also,,a-test chip of a 1.2 Gsample/s 2048-point FFT processor has been designed using UMC 90-nm 1P9M process with a core area of 0.97 mm(2). The signal-to-quantization-noise ratio (SQNR) performance of this test chip is over 32.7 dB to support 16-QAM modulation and the power consumption is about 117 mW at 300 MHz. Compared to the fixed-point FFT processors, about 26% area and 28% power can be saved under the same throughput and SQNR specifications.
引用
收藏
页码:146 / 150
页数:5
相关论文
共 10 条
[1]   A FAST SINGLE-CHIP IMPLEMENTATION OF 8192-COMPLEX POINT FFT [J].
BIDET, E ;
CASTELAIN, D ;
JOANBLANQ, C ;
SENN, P .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :300-305
[2]  
Choi JR, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V, P693, DOI 10.1109/ISCAS.2000.857580
[3]   Designing pipeline FFT processor for OFDM (de)modulation [J].
He, SS ;
Torkelson, M .
1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, :257-262
[4]  
Lee JS, 2006, IEEE INT SYMP CIRC S, P4719
[5]  
Lenart T, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, P45
[6]   Architectures for dynamic data scaling in 2/4/8K pipeline FFT cores [J].
Lenart, Thomas ;
Owall, Viktor .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (11) :1286-1290
[7]   Design of an FFT/IFFT processor for MIMO OFDM systems [J].
Lin, Yu-Wei ;
Lee, Chen-Yi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) :807-815
[8]   A 1-GS/s FFT/IFFT processor for UWB applications [J].
Lin, YW ;
Liu, HY ;
Lee, CY .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (08) :1726-1735
[9]   A dynamic scaling FFT processor for DVB-T applications [J].
Lin, YW ;
Liu, HY ;
Lee, CY .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) :2005-2013
[10]   EFFECTS OF FINITE REGISTER LENGTH IN DIGITAL FILTERING AND FAST FOURIER-TRANSFORM [J].
OPPENHEIM, AV ;
WEINSTEIN, CJ .
PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1972, 60 (08) :957-+