Effectiveness Evaluation of Replacement Policies for On-Chip Caches in Multiprocessors

被引:0
|
作者
Jose, Jobin [1 ]
Begum, Shameedha [1 ]
Ramasubrmanian, N. [1 ]
机构
[1] Natl Inst Technol, Tiruchirappalli, India
来源
INTERNATIONAL JOURNAL OF EMBEDDED AND REAL-TIME COMMUNICATION SYSTEMS (IJERTCS) | 2022年 / 13卷 / 01期
关键词
Cache; Last Level Cache (LLC); Least Recently Used (LRU); Pseudo Least Recently Used (PLRU); Replacement Policies;
D O I
10.4018/IJERTCS.289202
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
A cache plays a vital role in improving performance in the multicore environment, especially the last level cache (LLC). The improvements in performance are based on the block size, associativity, and replacement policies. Most of the papers concentrate on traditional least recently used (LRU)-based replacement policies for their replacement decisions. Unfortunately, the replacement decisions do not enhance performance of the cache as expected. An enhanced modified pseudo LRU policy is proposed, which is an approximation of LRU. The proposed methodology uses counters to enhance the confidence of replacement decisions based on the history of the replaceable blocks in cache. It is very clear from the simulation results that the replacement scheme proposed exhibits better performance improvement in terms of miss ratio of about 3% and energy efficiency of about 2% on average.
引用
收藏
页数:12
相关论文
共 50 条
  • [21] On-chip memory space partitioning for chip multiprocessors using polyhedral algebra
    Ozturk, O.
    Kandemir, M.
    Irwin, M. J.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (06): : 484 - 498
  • [22] RROCN: An on-chip network with regular reconfigurable topology for chip-multiprocessors
    Luo, Hong-Yin
    Wei, Shao-Jun
    Guo, Dong-Hui
    Journal of Computers (Taiwan), 2013, 24 (01) : 36 - 46
  • [23] Area, performance, and yield implications of redundancy in on-chip caches
    Motorola, Inc, Austin, United States
    Proc IEEE Int Conf Comput Des VLSI Comput Process, (291-292):
  • [24] Performance Sensitivity of NUCA Caches to On-Chip Network Parameters
    Bardine, Alessandro
    Comparetti, Manuel
    Foglia, Pierfrancesco
    Gabrielli, Gacomo
    Prete, Cosimo A.
    20TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2008, : 167 - 174
  • [25] An Analysis of On-Chip Interconnection Networks for Large-Scale Chip Multiprocessors
    Sanchez, Daniel
    Michelogiannakis, George
    Kozyrakis, Christos
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2010, 7 (01)
  • [26] Dense Gaussian networks:: Suitable topologies for on-chip multiprocessors
    Martinez, Carmen
    Vallejo, Enrique
    Beivide, Ramon
    Izu, Cruz
    Moreto, Miquel
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2006, 34 (03) : 193 - 211
  • [27] System synthesis for optically-connected, multiprocessors on-chip
    Bambha, NK
    Bhattacharyya, SS
    SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, 2003, : 339 - 348
  • [28] Dense Gaussian Networks: Suitable Topologies for On-Chip Multiprocessors
    Carmen Martínez
    Enrique Vallejo
    Ramón Beivide
    Cruz Izu
    Miquel Moretó
    International Journal of Parallel Programming, 2006, 34 : 193 - 211
  • [29] Optimizing array-intensive applications for on-chip multiprocessors
    Kadayif, I
    Kandemir, M
    Chen, GL
    Ozturk, O
    Karakoy, M
    Sezer, U
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (05) : 396 - 411
  • [30] Using supplier locality in power-aware interconnects and caches in chip multiprocessors
    Atoofian, Ehsan
    Baniasadi, Amirali
    JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (05) : 507 - 518