Effectiveness Evaluation of Replacement Policies for On-Chip Caches in Multiprocessors

被引:0
|
作者
Jose, Jobin [1 ]
Begum, Shameedha [1 ]
Ramasubrmanian, N. [1 ]
机构
[1] Natl Inst Technol, Tiruchirappalli, India
来源
INTERNATIONAL JOURNAL OF EMBEDDED AND REAL-TIME COMMUNICATION SYSTEMS (IJERTCS) | 2022年 / 13卷 / 01期
关键词
Cache; Last Level Cache (LLC); Least Recently Used (LRU); Pseudo Least Recently Used (PLRU); Replacement Policies;
D O I
10.4018/IJERTCS.289202
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
A cache plays a vital role in improving performance in the multicore environment, especially the last level cache (LLC). The improvements in performance are based on the block size, associativity, and replacement policies. Most of the papers concentrate on traditional least recently used (LRU)-based replacement policies for their replacement decisions. Unfortunately, the replacement decisions do not enhance performance of the cache as expected. An enhanced modified pseudo LRU policy is proposed, which is an approximation of LRU. The proposed methodology uses counters to enhance the confidence of replacement decisions based on the history of the replaceable blocks in cache. It is very clear from the simulation results that the replacement scheme proposed exhibits better performance improvement in terms of miss ratio of about 3% and energy efficiency of about 2% on average.
引用
收藏
页数:12
相关论文
共 50 条
  • [11] OpenMP: Parallel programming API for shared memory multiprocessors and on-chip multiprocessors
    Sato, M
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 109 - 111
  • [12] Leakage energy reduction in on-chip microprocessor caches
    Zhang Chengyi
    Zhang Minxuan
    Xing Zuocheng
    20TH EUROPEAN CONFERENCE ON MODELLING AND SIMULATION ECMS 2006: MODELLING METHODOLOGIES AND SIMULATION: KEY TECHNOLOGIES IN ACADEMIA AND INDUSTRY, 2006, : 750 - +
  • [13] Decoupling of data and tag arrays for on-chip caches
    Chen, TF
    Hwang, YM
    MICROPROCESSORS AND MICROSYSTEMS, 2002, 25 (9-10) : 437 - 447
  • [14] Designing High Bandwidth On-Chip Caches Architecture
    Computer Architecture News, 25 (02):
  • [15] Design and analysis of on-chip CPU pipelined caches
    Ninos, C
    Vergos, HT
    Nikolos, D
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 161 - 172
  • [16] Thread to Core Assignment in SMT On-Chip Multiprocessors
    Acosta, Carmelo
    Cazorla, Francisco J.
    Ramirez, Alex
    Valero, Mateo
    PROCEEDINGS OF THE 21ST INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, 2009, : 67 - +
  • [17] Leveraging On-Chip Networks for Data Cache Migration in Chip Multiprocessors
    Eisley, Noel
    Peh, Li-Shiuan
    Shang, Li
    PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 197 - 207
  • [18] Towards a Better Lifetime for Non-Volatile Caches in Chip Multiprocessors
    Agarwal, Sukarn
    Kapoor, Hemangee K.
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 29 - 34
  • [19] Towards Time-Predictable Data Caches for Chip-Multiprocessors
    Schoeberl, Martin
    Puffitsch, Wolfgang
    Huber, Benedikt
    SOFTWARE TECHNOLOGIES FOR EMBEDDED AND UBIQUITOUS SYSTEMS, PROCEEDINGS, 2009, 5860 : 180 - 191
  • [20] Network Victim Cache: Leveraging Network-on-Chip for Managing Shared Caches in Chip Multiprocessors
    Wang, Jinglei
    Xue, Yibo
    Wang, Haixia
    Wang, Dongsheng
    PROCEEDINGS OF THE 2009 FOURTH INTERNATIONAL CONFERENCE ON EMBEDDED AND MULTIMEDIA COMPUTING, 2009, : 105 - +