Effectiveness Evaluation of Replacement Policies for On-Chip Caches in Multiprocessors

被引:0
|
作者
Jose, Jobin [1 ]
Begum, Shameedha [1 ]
Ramasubrmanian, N. [1 ]
机构
[1] Natl Inst Technol, Tiruchirappalli, India
来源
INTERNATIONAL JOURNAL OF EMBEDDED AND REAL-TIME COMMUNICATION SYSTEMS (IJERTCS) | 2022年 / 13卷 / 01期
关键词
Cache; Last Level Cache (LLC); Least Recently Used (LRU); Pseudo Least Recently Used (PLRU); Replacement Policies;
D O I
10.4018/IJERTCS.289202
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
A cache plays a vital role in improving performance in the multicore environment, especially the last level cache (LLC). The improvements in performance are based on the block size, associativity, and replacement policies. Most of the papers concentrate on traditional least recently used (LRU)-based replacement policies for their replacement decisions. Unfortunately, the replacement decisions do not enhance performance of the cache as expected. An enhanced modified pseudo LRU policy is proposed, which is an approximation of LRU. The proposed methodology uses counters to enhance the confidence of replacement decisions based on the history of the replaceable blocks in cache. It is very clear from the simulation results that the replacement scheme proposed exhibits better performance improvement in terms of miss ratio of about 3% and energy efficiency of about 2% on average.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] CCC: Crossbar connected caches for reducing energy consumption of on-chip multiprocessors
    Li, L
    Vijaykrishnan, N
    Kandemir, M
    Irwin, MJ
    Kadayif, I
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 41 - 48
  • [2] Exploring Hybrid Memory Caches in Chip Multiprocessors
    Donyanavard, Bryan
    Monazzah, Amir Mandi Hosseini
    Muck, Tiago
    Dutt, Nikil
    PROCEEDINGS OF THE 2018 13TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2018,
  • [3] ON THE DESIGN OF ON-CHIP INSTRUCTION CACHES
    MCCROSKY, C
    VENDERBUHS, B
    MICROPROCESSORS AND MICROSYSTEMS, 1988, 12 (10) : 563 - 572
  • [4] Customized on-chip memories for embedded chip multiprocessors
    Ozturk, O.
    Kandemir, M.
    Chen, G.
    Irwin, M. J.
    Karakoy, M.
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 743 - 748
  • [5] Designing high bandwidth on-chip caches
    Wilson, KM
    Olukotun, K
    24TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 1997, : 121 - 132
  • [6] Runtime code parallelization for on-chip multiprocessors
    Kandemir, M
    Zhang, W
    Karakoy, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 510 - 515
  • [7] Performance of on-chip multiprocessors for vision tasks
    Chung, Y
    Park, K
    Hahn, W
    Park, N
    Prasanna, VK
    PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 242 - 249
  • [8] Efficient synchronization for embedded on-chip multiprocessors
    Monchiero, Matteo
    Palermo, Gianluca
    Silvano, Cristina
    Villa, Oreste
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1049 - 1062
  • [9] ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors
    Hammoud, Mohammad
    Cho, Sangyeun
    Melhem, Rami
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2009, 5409 : 355 - 372
  • [10] Adaptive set pinning: Managing shared caches in Chip Multiprocessors
    Srikantaiah, Shekhar
    Kandemir, Mahmut
    Irwin, Mary Jane
    ACM SIGPLAN NOTICES, 2008, 43 (03) : 135 - 144