A fingerprint matching hardware for smart cards

被引:5
作者
Pan, Sung Bum [1 ]
Moon, Daesung [2 ]
Kim, Kichul [3 ]
Chung, Yongwha [4 ]
机构
[1] Chosun Univ, Dept Informat Control & Instrumentat Eng, Kwangju 501759, South Korea
[2] ETRI, Biometr Technol Res Team, Taejon 305350, South Korea
[3] Univ Seoul, Dept Elect & Comp Engn, Seoul 130743, South Korea
[4] Korea Univ, Dept Comp & Informat Sci, Chochiwon 339700, Chungnam, South Korea
关键词
biometrics; fingerprint verification; smart card; Match-on-Card; FPGA; hardware;
D O I
10.1587/elex.5.136
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Using biometrics to authenticate a person's identity has several advantages over the present practices of Personal Identification Numbers or passwords. To gain maximum security in the authentication system using biometrics, the computation of the authentication as well as the store of the biometric template has to take place in a smart card. However, it is challenging to integrate biometrics into a smart card because of limited resources such as processing power and memory space. In this paper, we propose an area-time-accuracy efficient hardware design for a fingerprint matching system, which can be integrated into smart card chips. Experimental results show that the match operation can be completed in real time (190 ms) on the proposed hardware requiring 36K gates (2.4mm(2) silicon area by using 0.25 mu m CMOS technology). Also, an Equal Error Rate (EER) of 3.8% can be obtained by using the proposed hardware solution. For the same operation, a previous software solution with a memory-efficient data structure could be executed only on a state-of-the-art, high-cost smart card and provide an EER of 6.0%.
引用
收藏
页码:136 / 144
页数:9
相关论文
共 12 条
[1]  
AHN D, 2002, SPECIFICATION ETRI F
[2]  
Cucinotta T, 2004, LECT NOTES COMPUT SC, V3184, P232
[3]  
Hachez G, 2000, INT FED INFO PROC, V52, P273
[4]  
Ishida S, 2001, IEICE T INF SYST, VE84D, P812
[5]   On-line fingerprint verification [J].
Jain, A ;
Hong, L ;
Bolle, R .
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1997, 19 (04) :302-314
[6]  
Maio D, 2004, LECT NOTES COMPUT SC, V3072, P1
[7]   A memory-efficient fingerprint verification algorithm using a multi-resolution accumulator array [J].
Pan, SB ;
Gil, YH ;
Moon, D ;
Chung, Y ;
Park, CH .
ETRI JOURNAL, 2003, 25 (03) :179-186
[8]  
Prabhakar S., 2003, IEEE Security & Privacy, V1, P33, DOI 10.1109/MSECP.2003.1193209
[9]   Generating cancelable fingerprint templates [J].
Ratha, Nalini K. ;
Chikkerur, Sharat ;
Connell, Jonathan H. ;
Bolle, Ruud M. .
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2007, 29 (04) :561-572
[10]  
Reisman J, 2005, LECT NOTES COMPUT SC, V3546, P720