MUGEN: A High-Performance Fault-Tolerant Routing Algorithm for Unreliable Networks-on-Chip

被引:0
作者
Charif, Amir [1 ]
Zergainoh, Nacer-Eddine [1 ]
Nicolaidis, Michael [1 ]
机构
[1] TIMA, Grenoble, France
来源
2015 IEEE 21ST INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS) | 2015年
关键词
Network-on-chip; adaptive routing; fault-tolerance; congestion;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
NoCs (Networks-on-Chip) are an attractive alternative to communication buses for SoCs (Systems-on-Chip) as they offer both high scalability and low power consumption. However, designing such systems in the nanoscale era brings up some serious concerns about reliability. Our aim is to design robust NoCs while limiting performance degradation. In this paper, we introduce several techniques meant to increase the reliability and performance of NoCs. We combine these techniques to build a fault-tolerant, deadlock-free and congestion-aware routing algorithm called MUGEN. The algorithm comprises an optimized method to exchange messages between different virtual channel classes, a selection function that uses distant router link information to avoid dead-ends and a new congestion metric used to guide routing decisions towards less congested areas. We simulate an 8x8 Mesh NoC with fault injection to evaluate each method used by MUGEN individually before comparing the full algorithm with existing works from literature. We present promising results about the proposed techniques both in terms of fault-tolerance and performance.
引用
收藏
页码:71 / 76
页数:6
相关论文
共 14 条
[1]   GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator [J].
Agarwal, Niket ;
Krishna, Tushar ;
Peh, Li-Shiuan ;
Jha, Niraj K. .
ISPASS 2009: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2009, :33-42
[2]  
Chaix F., 2010, Proceedings 2010 Ninth IEEE International Symposium on Network Computing and Applications (NCA), P52, DOI 10.1109/NCA.2010.14
[3]  
Chaochao Feng, 2010, Proceedings 2010 IEEE International SOC Conference (SOCC 2010), P441, DOI 10.1109/SOCC.2010.5784672
[4]   DEADLOCK-FREE ADAPTIVE ROUTING IN MULTICOMPUTER NETWORKS USING VIRTUAL CHANNELS [J].
DALLY, WJ ;
AOKI, H .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (04) :466-475
[5]  
Dimopoulos M, 2013, IEEE INT ON LINE, P7, DOI 10.1109/IOLTS.2013.6604043
[6]  
Ebrahimi M., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P201, DOI 10.1109/DSD.2012.82
[7]  
GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
[8]  
Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
[9]  
Jantsch A., 2012, 2012 15 EUR C DIG SY, p[201, 207]
[10]   A low latency router supporting adaptivity for on-chip interconnects [J].
Kim, J ;
Park, D ;
Theocharides, T ;
Vijaykrishnan, N ;
Das, CR .
42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, :559-564