共 14 条
[1]
GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator
[J].
ISPASS 2009: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE,
2009,
:33-42
[2]
Chaix F., 2010, Proceedings 2010 Ninth IEEE International Symposium on Network Computing and Applications (NCA), P52, DOI 10.1109/NCA.2010.14
[3]
Chaochao Feng, 2010, Proceedings 2010 IEEE International SOC Conference (SOCC 2010), P441, DOI 10.1109/SOCC.2010.5784672
[5]
Dimopoulos M, 2013, IEEE INT ON LINE, P7, DOI 10.1109/IOLTS.2013.6604043
[6]
Ebrahimi M., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P201, DOI 10.1109/DSD.2012.82
[7]
GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
[8]
Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
[9]
Jantsch A., 2012, 2012 15 EUR C DIG SY, p[201, 207]
[10]
A low latency router supporting adaptivity for on-chip interconnects
[J].
42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005,
2005,
:559-564