Modeling of threshold voltage and subthreshold slope of nanoscale DG MOSFETs

被引:29
作者
Bhattacherjee, Swagata [1 ]
Biswas, Abhijit [2 ]
机构
[1] Univ Calcutta, Dept Radio Phys & Elect, Kolkata 700009, W Bengal, India
[2] Jadavpur Univ, Dept Elect & Telecommun Engn, Kolkata 7000032, India
关键词
D O I
10.1088/0268-1242/23/1/015010
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Two-dimensional (2D) analytical models for the threshold voltage and subthreshold slope of fully depleted symmetric double gate (DG) n-MOSFETs have been presented in this paper. 2D Poisson's equation has been solved with suitable boundary conditions to obtain the surface potential at the Si/SiO2 interface. The minimum surface potential has been employed to derive analytical expressions for the threshold voltage and subthreshold slope. Also, these expressions have been modified taking into account the effect of bandgap narrowing due to heavy channel doping and quantum-mechanical effects. In addition, the 2D numerical simulation results obtained using the device simulator ATLAS for the surface potential, the threshold voltage and subthreshold slope have been presented. Further our analytical data have been compared with numerical simulation results for various DG MOSFETs, and our analytical simulation results have also been compared with reported experimental data in the literature. A good agreement is observed among the three, ensuring the validity of our present model. The proposed model is simple and makes it easy to understand the influence of physical phenomena such as quantum-mechanical effects on the electrical parameters, such as the threshold voltage, compared to other models published elsewhere.
引用
收藏
页数:8
相关论文
共 17 条
[11]   Nanoscale silicon MOSFETs: A theoretical study [J].
Sverdlov, VA ;
Walls, TJ ;
Likharev, KK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (09) :1926-1933
[12]  
Taur Y., 2004, FUNDAMENTALS MODERN
[13]   Quantum-mechanical effects on the threshold voltage of undoped double-gate MOSFETs [J].
Trivedi, VP ;
Fossum, JG .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (08) :579-582
[14]  
Vasileska D., 2000, SCHRED 2 0 USERS MAN
[15]  
WONF HSP, 1994, IEDM TECH DIG, P747
[16]   Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation [J].
Wong, HSP ;
Frank, DJ ;
Solomon, PM .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :407-410
[17]  
2004, ATLAS USERS MANUAL