An Energy-Efficient and High-Speed Mobile Memory I/O Interface Using Simultaneous Bi-Directional Dual (Base plus RF)-Band Signaling

被引:37
作者
Byun, Gyung-Su [1 ]
Kim, Yanghyo [2 ]
Kim, Jongsun [3 ]
Tam, Sai-Wang [4 ]
Chang, Mau-Chung Frank [2 ]
机构
[1] W Virginia Univ, Lane Dept Comp Sci & Elect Engn, Morgantown, WV 26506 USA
[2] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
[3] Hongik Univ, Sch Elect & Elect Engn, Seoul 121791, South Korea
[4] Marvell Semicond, Santa Clara, CA 95054 USA
关键词
Amplitude-shift-keying (ASK); dual-band signaling; impedance transformation; mobile memory interface; multi-band RF-Interconnect (RF-I); simultaneous bidirectional; TRANSCEIVER; CHIP;
D O I
10.1109/JSSC.2011.2164709
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully-integrated 8.4 Gb/s 2.5 pJ/b mobile memory I/O transceiver using simultaneous bidirectionaldual band signaling is presented. Incorporating both RF-band and baseband transceiver designs, this prototype demonstrates an energy-efficient and high-bandwidth solution for future mobile memory I/O interface. The proposed amplitude shift keying (ASK) modulator/demodulator with on-chip band-selective transformer obviates a power hungry pre-emphasis and equalization circuitry, revealing a low-power, compact and standard mobile memory-compatible solution. Designed and fabricated in 65-nm CMOS technology, each RF-band and baseband transceiver consumes 10.5 mW and 11 mW and occupies 0.08 mm(2) and 0.06 mm(2) die area, respectively. The dual-band transceiver achieves error-free operation (BER <10(-15)) with 2(23) - 1 PRBS at 8.4 Gb/s over a distance of 10 cm.
引用
收藏
页码:117 / 130
页数:14
相关论文
共 17 条
[1]  
[Anonymous], 1999, ADV DES SYST US GUID
[2]  
[Anonymous], ROG RO4003
[3]   RF/wireless interconnect for inter- and intra-chip communications [J].
Chang, MCF ;
Roychodhury, VP ;
Zhang, LY ;
Shin, HC ;
Qian, YX .
PROCEEDINGS OF THE IEEE, 2001, 89 (04) :456-466
[4]  
Fukuda Koji, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P368, DOI 10.1109/ISSCC.2010.5433824
[5]  
Gyung-Su Byun, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P488, DOI 10.1109/ISSCC.2011.5746409
[6]   A 3.6Gb/s/pin simultaneous bidirectional (SBD) I/O interface for high-speed DRAM [J].
Kim, JK ;
Choi, JH ;
Shin, SW ;
Kim, CK ;
Kim, HY ;
Kim, WS ;
Kim, C ;
Cho, SI .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :414-415
[7]  
Kyung-Soo Ha, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P138, DOI 10.1109/ISSCC.2009.4977346
[8]   Low-power area-efficient high-speed I/O circuit techniques [J].
Lee, MJE ;
Dally, WJ ;
Chiang, P .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) :1591-1599
[9]   A 4.3 GB/s Mobile Memory Interface With Power-Efficient Bandwidth Scaling [J].
Leibowitz, Brian ;
Palmer, Robert ;
Poulton, John ;
Frans, Yohan ;
Li, Simon ;
Wilson, John ;
Bucher, Michael ;
Fuller, Andrew M. ;
Eyles, John ;
Aleksic, Marko ;
Greer, Trey ;
Nguyen, Nhat M. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) :889-898
[10]   A 900 Mb/s bidirectional signaling scheme [J].
Mooney, R ;
Dike, C ;
Borkar, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1538-1543