A time-multiplexed FPGA

被引:164
作者
Trimberger, S
Carberry, D
Johnson, A
Wong, J
机构
来源
5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES | 1997年
关键词
D O I
10.1109/FPGA.1997.624601
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the architecture of a time-multiplexed FPGA. Eight configurations of the FPGA are stored in on-chip memory. This inactive on-chip memory is distributed around the chip, and accessible so that the entire configuration of the FPGA can be changed in a single cycle of the memory. The entire configuration of the FPGA can be loaded from this on-chip memory in 30ns. Inactive memory is accessible as block RAM for applications. The FPGA is based on the Xilinx XC4000E FPGA, and includes extensions for dealing with state saving and forwarding and for increased routing demand due to time-multiplexing the hardware.
引用
收藏
页码:22 / 28
页数:7
相关论文
共 50 条
[31]   Memory erasure using time-multiplexed potentials [J].
Talukdar, Saurav ;
Bhaban, Shreyas ;
Salapaka, Murti V. .
PHYSICAL REVIEW E, 2017, 95 (06)
[32]   A routing algorithm for FPGAs with time-multiplexed interconnects [J].
Ruiqi Luo ;
Xiaolei Chen ;
Yajun Ha .
Journal of Semiconductors, 2020, (02) :75-84
[33]   GENERAL TIME-MULTIPLEXED, SPACE-MULTIPLEXED, AND FREQUENCY-MULTIPLEXED ACOUSTOOPTIC CORRELATOR [J].
CASASENT, D .
APPLIED OPTICS, 1985, 24 (18) :2884-2888
[34]   Lower bound estimation on the numbers of LUT blocks and micro-registers for time-multiplexed FPGA synthesis [J].
Ohm, SY ;
Ryu, KY ;
Yi, K .
ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, :321-324
[35]   A routing algorithm for FPGAs with time-multiplexed interconnects [J].
Ruiqi Luo ;
Xiaolei Chen ;
Yajun Ha .
Journal of Semiconductors, 2020, 41 (02) :75-84
[36]   A routing algorithm for FPGAs with time-multiplexed interconnects [J].
Luo, Ruiqi ;
Chen, Xiaolei ;
Ha, Yajun .
JOURNAL OF SEMICONDUCTORS, 2020, 41 (02)
[37]   FPGA-IMPLEMENTATION OF TIME-MULTIPLEXED MULTIPLE CONSTANT MULTIPLICATION BASED ON CARRY-SAVE ARITHMETIC [J].
Gutierrez, Roberto ;
Valls, Javier ;
Perez-Pascual, Asuncion .
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, :609-+
[38]   ILP-based optimization of time-multiplexed I/O assignment for multi-FPGA systems [J].
Inagi, Masato ;
Takashima, Yasuhiro ;
Nakamura, Yuichi ;
Takahashi, Atsushi .
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, :1800-+
[40]   DMD-based time-multiplexed autostereoscopic display [J].
Kupiec, S. A. ;
Markov, V. B. .
IMAGING SCIENCE JOURNAL, 2011, 59 (02) :75-82