Optics in Computing: From Photonic Network-on-Chip to Chip-to-Chip Interconnects and Disintegrated Architectures

被引:94
作者
Alexoudi, Theonitsa [1 ,2 ]
Terzenidis, Nikolaos [1 ,2 ]
Pitris, Stelios [1 ,2 ]
Moralis-Pegios, Miltiadis [1 ,2 ]
Maniotis, Pavlos [1 ,2 ]
Vagionas, Christos [1 ,2 ]
Mitsolidou, Charoula [1 ,2 ]
Mourgias-Alexandris, George [1 ,2 ]
Kanellos, George T. [1 ,2 ,3 ,4 ]
Miliou, Amalia [1 ,2 ]
Vyrsokinos, Konstantinos [2 ,5 ]
Pleros, Nikos [1 ,2 ]
机构
[1] Aristotle Univ Thessaloniki, Dept Informat, Thessaloniki 55133, Greece
[2] Aristotle Univ Thessaloniki, Ctr Interdisciplinary Res & Innovat, Thessaloniki 55133, Greece
[3] Univ Bristol, Dept Elect & Elect Engn, Bristol BS8 1UB, Avon, England
[4] Univ Bristol, High Performance Networks Res Grp, Bristol BS8 1UB, Avon, England
[5] Aristotle Univ Thessaloniki, Dept Phys, Thessaloniki 55133, Greece
基金
欧盟地平线“2020”;
关键词
Computing architectures; disintegrated computing; macrochip; multisocket boards; network-on-chip; optical memory; optical packet switch; rack-scale disaggregation; silicon photonics; DISAGGREGATED DATA CENTERS; LOW-POWER; LOW-LATENCY; HIGH-PERFORMANCE; HIGH-PORT; SILICON; SWITCH; RAM; MEMORY; FUTURE;
D O I
10.1109/JLT.2018.2875995
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Following a decade of radical advances in the areas of integrated photonics and computing architectures, we discuss the use of optics in the current computing landscape attempting to redefine and refine their role based on the progress in both research fields. We present the current set of critical challenges faced by the computing industry and provide a thorough review of photonic Network-on-Chip (pNoC) architectures and experimental demonstrations, concluding to the main obstacles that still impede the materialization of these concepts. We propose the employment of optics in chip-to-chip (C2C) computing architectures rather than on-chip layouts toward reaping their benefits while avoiding technology limitations on the way to manycore set-ups. We identify multisocket boards as the most prominent application area and present recent advances in optically enabled multisocket boards, revealing successful 40 Gb/s transceiver and routing capabilities via integrated photonics. These results indicate the potential to bring energy consumption down by more than 60% compared to current QuickPath Interconnect (QPI) protocol, while turning multisocket architectures into a single-hop low-latency setup for even more than four interconnected sockets, which form currently the electronic baseline. We go one step further and demonstrate how optically-enabled eight-socket boards can be combined via a 256 x 256 Hipo lambda aos Optical Packet Switch into a powerful 256-node disaggregated system with less than 335 ns latency, forming a highly promising solution for the latency-critical rack-scale memory disaggregation era. Finally, we discuss the perspective for disintegrated computing via optical technologies as a mean to increase the number of synergized high-performance cores overcoming die area constraints, introducing also the concept of cache disintegration via the use of future off-die ultrafast optical cache memory chiplets.
引用
收藏
页码:363 / 379
页数:17
相关论文
共 167 条
[1]  
Ahn Jung Ho, 2009, P C HIGH PERF COMP N, P1
[2]  
Ajanovic J., 2009, 2009 IEEE Hot Chips 21 Symposium (HCS), P1, DOI DOI 10.1109/HOTCHIPS.2009.7478337
[3]   Optical Cache Memory Peripheral Circuitry: Row and Column Address Selectors for Optical Static RAM Banks [J].
Alexoudi, T. ;
Papaioannou, S. ;
Kanellos, G. T. ;
Miliou, A. ;
Pleros, N. .
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2013, 31 (24) :4098-4110
[4]   III-V-on-Si Photonic Crystal Nanocavity Laser Technology for Optical Static Random Access Memories [J].
Alexoudi, Theonitsa ;
Fitsios, Dimitrios ;
Bazin, Alexandre ;
Monnier, Paul ;
Raj, Rama ;
Miliou, Amalia ;
Kanellos, George T. ;
Pleros, Nikos ;
Raineri, Fabrice .
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2016, 22 (06) :295-304
[5]   Optical RAM Row Access With WDM-Enabled All-Passive Row/Column Decoders [J].
Alexoudi, Theonitsa ;
Papaioannou, Sotirios ;
Kanellos, George T. ;
Miliou, Amalia ;
Pleros, Nikos .
IEEE PHOTONICS TECHNOLOGY LETTERS, 2014, 26 (07) :671-674
[6]   Future Energy Efficient Data Centers With Disaggregated Servers [J].
Ali, Howraa Mehdi Mohammad ;
El-Gorashi, Taisir E. H. ;
Lawey, Ahmed Q. ;
Elmirghani, Jaafar M. H. .
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2017, 35 (24) :5361-5380
[7]   A fully integrated 20-Gb/s optoelectronic transceiver implemented in a standard 0.13-μm CMOS SOI technology [J].
Analui, Behnam ;
Guckenberger, Drew ;
Kucharski, Daniel ;
Narasimba, Adithyaram .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) :2945-2955
[8]  
[Anonymous], CISCO DATA CTR SPINE
[9]  
[Anonymous], P IEEE 18 INT C HIGH
[10]  
[Anonymous], LENOVO INTRO SPINE L