A 0.3V, 625Mbps LVDS Driver in 0.18um CMOS Technology

被引：0

作者：

Lin, Hung-Wen ^{[1
]}

Lin, Tzu-Hao ^{[1
]}

机构：

[1] Yuan Ze Univ, Dept Elect Engn, Chungli, Taiwan

来源：

2020 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2020) | 2020年

关键词：

Driver; Low voltage; Level shift; AC Coupling;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes an improved inverter by inserting a level shifter for low supply voltage. Before driving the transistor, the signal levels are shifted to beyond the supply voltage levels, thereby raising the gate overdrive voltage and the inverter bandwidth. In 0.18um CMOS process, the proposed inverter is used to design a 4-stage cascading pre-driver and a digitalized low-voltage differential-signaling (LVDS) driver, and the overall driver system occupied an active area of 0.0144mm(2). Under single 0.3V of supply voltage, the driver consumes a total current of 1.56mA. At 625Mbps, the output eye diagrams reveal 180ps (0.11UI) of peak jitter and 280mV of differential swing.

引用

页码：65 / 68

页数：4

共 49 条

[41] A 0.3V, 12nW, 47 f J/conv, Fully Digital Capacitive Sensor Interface in 0.18μm CMOS
Savaliya, Ankit
Mishra, Biswajit
2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
[42] A 0.3V 3.6GHz 0.3mW frequency divider with differential ED-CMOS/SOI circuit technology
Douseki, T
Shimamura, T
Shibata, N
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 114 - +
[43] High-efficiency 0.3V OTA in CMOS 130nm technology using current mirrors with gain
Della Sala, Riccardo
Centurelli, Francesco
Monsurro, Pietro
Scotti, Giuseppe
PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 341 - 344
[44] A 2.5V 4mA GSM base-band transmit port with 2.8mm2 area in Cmos 0.18um
Marais, E
Rivoir, R
VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 : 388 - 395
[45] A 70nW, 0.3V Temperature Compensation Voltage Reference Consisting of Subthreshold MOSFETs in 65nm CMOS Technology
Lu, Ting-Chou
Ker, Ming-Dou
Zan, Hsiao-Wen
2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
[46] A 3G PMR Tetrapol-Tetra-Apco25 multi-mode analog base-band chip in CMOS 0.18um technology
Bourdillat, JP
Dura, R
Gaussourges, A
Fievet, S
Gokoglu, S
Guilbert, P
Marais, E
Marczak, JM
Rivoir, R
Roy, PY
Sevrin, JM
Tarnand, C
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 32 - 36
[47] A 0.8V, 37nW, 42ppm/°C Sub-Bandgap Voltage Reference with PSRR of-81dB and Line Sensitivity of 51ppm/V in 0.18um CMOS
Kim, Myungjun
Cho, SeongHwan
2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C144 - C145
[48] A 1.8-V supply, 33-MHz cut-off frequency, gm-C filter in 0.18-um CMOS technology
Tajalli, A
Atarodi, M
ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 50 - 53
[49] Design of a low on resistance high voltage (<100V) novel 3D NLDMOS with side STI and single P-top layer based on 0.18um BCD Process Technology
Kumar, Ankit
Hapsari, Emita Yulia
Kumar, Vasanth
Mrinal, Aryadeep
Sheu, Gene
Yang, Shao-Ming
Ningaraju, Vivek
2013 IEEE 8TH NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2013, : 78 - 80

← 1 2 3 4 5 →