A 0.3V, 625Mbps LVDS Driver in 0.18um CMOS Technology

被引：0
|
作者：
Lin, Hung-Wen [1 ]
Lin, Tzu-Hao [1 ]
机构：
[1] Yuan Ze Univ, Dept Elect Engn, Chungli, Taiwan
来源：
2020 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2020) | 2020年
关键词：
Driver; Low voltage; Level shift; AC Coupling;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper proposes an improved inverter by inserting a level shifter for low supply voltage. Before driving the transistor, the signal levels are shifted to beyond the supply voltage levels, thereby raising the gate overdrive voltage and the inverter bandwidth. In 0.18um CMOS process, the proposed inverter is used to design a 4-stage cascading pre-driver and a digitalized low-voltage differential-signaling (LVDS) driver, and the overall driver system occupied an active area of 0.0144mm(2). Under single 0.3V of supply voltage, the driver consumes a total current of 1.56mA. At 625Mbps, the output eye diagrams reveal 180ps (0.11UI) of peak jitter and 280mV of differential swing.
引用
收藏
页码：65 / 68
页数：4
相关论文
共 49 条
  • [21] A 10GHz 2.8dB Gain Passive Mixer in 0.18um CMOS Technology
    Meaamar, Ali
    Lim, Wei Meng
    Gu, Jiangmin
    Liu, Yang
    Lim, Kok Meng
    Yeo, Kiat Seng
    Ma, Jian Guo
    Yang, Wanlan
    Yan, Jinna
    Wang, Keping
    Boon, Chirn Chye
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [22] Design and microfabrication of innovated FBAW filters based on an OOK receiver using 0.18um CMOS technology
    Fang, Chi-Ming
    Chen, Pei-Yen
    Chin, Yung-Chung
    Lin, Yu-Tso
    Wang, Xuan-Yu
    Lu, Shey-Shi
    Chang, Pei-Zen
    2007 2ND IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1-3, 2007, : 100 - +
  • [23] Design of Digitally Controlled LC Oscillator with Wide Tuning Range in 0.18um TSMC CMOS Technology
    Tomar, Abhishek
    Pokharel, Ramesh
    Kanaya, Haruichi
    Yoshida, Keiji
    APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 1837 - 1840
  • [24] Wide-band, high linear low noise amplifier design in 0.18um CMOS technology
    Othman, Mousa M.
    Amakawa, Shuhei
    Ishihara, Noboru
    Masua, Kazuya
    IEICE ELECTRONICS EXPRESS, 2010, 7 (11): : 759 - 764
  • [25] A High Gain Down-Conversion Mixer in 0.18um CMOS Technology for Ultra Wideband Applications
    Sharma, Uttam Kumar
    Chaturvedi, Abhay
    Kumar, Manish
    2016 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2016, : 592 - 596
  • [26] A DSP based 10BaseT/100BaseTX ethernet transceiver in a 1.8V, 0.18um CMOS technology
    Huss, S
    Mullen, M
    Gray, CT
    Smith, R
    Summers, M
    Shafer, J
    Heron, P
    Sawinska, T
    Medero, J
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 135 - 138
  • [27] Closed-Loop Step-Down Fractional Charge Pump Converter in 0.18um CMOS Technology
    Capino, Meliza B.
    Rivera, Lyneth N.
    Hora, Jefferson A.
    Pasco, Jefrey C.
    2015 INTERNATIONAL CONFERENCE ON HUMANOID, NANOTECHNOLOGY, INFORMATION TECHNOLOGY,COMMUNICATION AND CONTROL, ENVIRONMENT AND MANAGEMENT (HNICEM), 2015, : 496 - +
  • [28] A 5-5.47GHz LC-VCO using varactor configuration in 0.18um CMOS technology
    Dixit, Mayanka
    Shrivastava, S. C.
    Dixit, Priyanka
    2ND INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN) 2015, 2015, : 887 - 890
  • [29] New Modular High Voltage LDMOS Technology Based on Deep Trench Isolation and 0.18um CMOS Platform
    Agam, Moshe
    Yao, Thierry
    Suwhanov, Agajan
    Myers, Tracy
    Ota, Yutaka
    Hose, Sallie
    Comard, Matt
    2014 25TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2014, : 357 - 361
  • [30] A 0.5V 200MHz Offset Trimmable Latch Comparator in Standard 0.18um CMOS Process
    Mohammadi, Meysam
    Sadeghipour, Khosrov D.
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
12345