A 0.3V, 625Mbps LVDS Driver in 0.18um CMOS Technology

被引：0
|
作者：
Lin, Hung-Wen [1 ]
Lin, Tzu-Hao [1 ]
机构：
[1] Yuan Ze Univ, Dept Elect Engn, Chungli, Taiwan
来源：
2020 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2020) | 2020年
关键词：
Driver; Low voltage; Level shift; AC Coupling;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper proposes an improved inverter by inserting a level shifter for low supply voltage. Before driving the transistor, the signal levels are shifted to beyond the supply voltage levels, thereby raising the gate overdrive voltage and the inverter bandwidth. In 0.18um CMOS process, the proposed inverter is used to design a 4-stage cascading pre-driver and a digitalized low-voltage differential-signaling (LVDS) driver, and the overall driver system occupied an active area of 0.0144mm(2). Under single 0.3V of supply voltage, the driver consumes a total current of 1.56mA. At 625Mbps, the output eye diagrams reveal 180ps (0.11UI) of peak jitter and 280mV of differential swing.
引用
收藏
页码：65 / 68
页数：4
相关论文
共 49 条
  • [1] A 6.35Mbps 1024-bit RSA crypto coprocessor in a 0.18um CMOS technology
    Zhao, Xuemi
    Wang, Zhiying
    Lu, Hongyi
    Dai, Kui
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 216 - +
  • [2] Transmitter Implemented in 0.18um CMOS Process Technology
    Gerasta, Olga Joy L.
    Pasco, Jefrey
    Ibrahim, Muhammd Shaheed D.
    Muti, Mohammad Ali M.
    2015 INTERNATIONAL CONFERENCE ON HUMANOID, NANOTECHNOLOGY, INFORMATION TECHNOLOGY,COMMUNICATION AND CONTROL, ENVIRONMENT AND MANAGEMENT (HNICEM), 2015, : 455 - +
  • [3] LUDMOS transistors optimization on a 0.18um SOI CMOS technology
    Toulon, G.
    Cortes, I.
    Morancho, F.
    Villard, B.
    EPE: 2009 13TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-9, 2009, : 2295 - +
  • [4] Design of a Capacitance Sensor in 0.18um CMOS Technology for Biomedical Application
    Quintana, Royce
    Sequra, Adelina
    Tucker, Kern
    Chen, Tom
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 396 - 399
  • [5] A highly versatile 0.18um CMOS technology with dense embedded SRAM
    Bhat, M
    Shi, S
    Grudowski, P
    Feng, C
    Lee, B
    Nagabushnam, R
    Moench, J
    Gunderson, C
    Schani, P
    Day, L
    Bishop, S
    Tian, H
    Chung, J
    Lage, C
    Ellis, J
    Herr, N
    Gilbert, P
    Das, A
    Nkansah, F
    Woo, M
    Wilson, M
    Derr, D
    Terpolilli, L
    Weidemann, K
    Stout, R
    Hamilton, A
    Lii, T
    Huang, F
    Cox, K
    Scott, J
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 166 - 167
  • [6] An Ultra Wideband (UWB) mixer with 0.18um RF CMOS technology
    Motieifar, Alireza
    Pour, Zahra Allahgholi
    Bridges, Greg
    Shafai, Cyrus
    Shafai, Lotfollah
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 132 - +
  • [7] A Multi Gbps 10-PAM Receiver in 0.18um CMOS Technology
    Lee, Jeongjun
    Jeong, Jikyung
    Burm, Jinwook
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 520 - 523
  • [8] 0.18um CMOS Technology in Implementation of S Box and a Modified S Box
    Rahimunnisa, K.
    Rajeshkumar, K.
    Sureshkumar, S.
    RECENT TRENDS IN WIRELESS AND MOBILE NETWORKS, 2011, 162 : 279 - +
  • [9] Active pixel image sensor scale down in 0.18um CMOS technology
    Chien, HC
    Wuu, SG
    Yaung, DN
    Tseng, CH
    Lin, JS
    Wang, CS
    Chang, CK
    Hsiao, YK
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 813 - 816
  • [10] Synchronous and asynchronous multiplexer circuits for medical imaging realized in CMOS 0.18um technology
    Dlugosz, R.
    Iniewski, K.
    VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
12345