Fine grained 3D cache architecture using high density TSVs

被引：0
|
作者：
Miro-Panades, Ivan [1 ]
机构：
[1] CEA, LETI, MINATEC Grenoble, Grenoble, France
来源：
2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：28
相关论文
共 50 条
  • [1] Architectural exploration of a fine-grained 3D cache for high performance in a manycore context
    Guthmuller, Eric
    Miro-Panades, Ivan
    Greiner, Alain
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 302 - 307
  • [2] High Density 3D LSI Technology using W/Cu Hybrid TSVs
    Murugesan, M.
    Kino, H.
    Hashiguchi, A.
    Miyazaki, C.
    Shimamoto, H.
    Kobayashi, H.
    Fukushima, T.
    Tanaka, T.
    Koyanagi, M.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [3] Low-stress TSVs for high-density 3D integration
    Qiao, Jingping
    Jiao, Binbin
    Jia, Shiqi
    Liu, Ruiwen
    Yun, Shichang
    Kong, Yanmei
    Ye, Yuxin
    Du, Xiangbin
    Yu, Lihang
    Lu, Dichen
    Liu, Ziyu
    Wang, Jie
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 606 - 611
  • [4] Efficient Full-wave Modeling of High Density TSVs for 3D Integration
    Gu, Xiaoxiong
    Wu, Boping
    Ritter, Mark
    Tsang, Leung
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 663 - 666
  • [5] TSV Density Impact on 3D Power Delivery with High Aspect Ratio TSVs
    He, Huanyu
    Lu, James J. -Q.
    Xu, Zheng
    Gu, Xiaoxiong
    2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 70 - 74
  • [6] Challenges in the Reliability of 3D Integration using TSVs
    Stiebing, M.
    Vogel, D.
    Steller, W.
    Wolf, M. J.
    Wunderle, B.
    2015 16TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2015,
  • [7] Adaptive Stackable 3D Cache Architecture for Manycores
    Guthmuller, Eric
    Miro-Panades, Ivan
    Greiner, Alain
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 39 - 44
  • [8] A 3D stacking technology based reliable cache architecture
    Sun, Y. (yansun@nudt.edu.cn), 1600, Shanghai Jiaotong University (47):
  • [9] A New Architecture Design of Three Dimensional (3D) CACHE
    Wang, Yu
    2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2016, : 2814 - 2817
  • [10] 3D MEASUREMENT OF FINE-GRAINED RIMS IN CM MURCHISON USING XCT
    Hanna, R. D.
    Ketcham, R. A.
    METEORITICS & PLANETARY SCIENCE, 2015, 50
12345