Equalizer for 10Base-T/100Base-TX Ethernet transceiver based on DSP structure

被引:1
作者
Ye, F [1 ]
Ji, C [1 ]
Wang, Y [1 ]
Ren, JY [1 ]
机构
[1] Fudan Univ, ASIC & Syst State Key Lab, Shanghai 200433, Peoples R China
来源
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2003年
关键词
D O I
10.1109/ICASIC.2003.1277349
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
(.)10Base-T/100Base-TX, the prevalent Local Area Networks (LAN) standard, is operated at symbol rate of 20 or 125M/s through Category-5 Unshelled Twist Pair (UTP). A DSP based Equalizer is presented in order to adaptively recover data sequence from received signal. The structure of Decision Feedback Equalizer (DFE) allows error rate performance for cable length as long as 160m. Fabricated in a 0.18 um N-well CMOS process, both digital and mixed signal simulation show error rate < 10(-10).
引用
收藏
页码:874 / 876
页数:3
相关论文
共 6 条
[1]  
*CSMACD, 2000, 8023 IEEE
[2]   A CMOS transceiver for 10-Mb/s and 100-Mb/s Ethernet [J].
Everitt, J ;
Parker, JF ;
Hurst, P ;
Nack, D ;
Konda, KR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :2169-2177
[3]  
Haykin S. S., Adaptive filter theory
[4]  
HUSS S, IEEE 2001 CUST INT C
[5]  
Proakis J.G., 2007, DIGITAL COMMUNICATIO, V5th
[6]  
ANSITIAEIA568B2001