Low-energy and area-efficient tri-level switching scheme for SAR ADC

被引：153

作者：

Yuan, C. ^{[1
]}

Lam, Y. ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore

来源：

ELECTRONICS LETTERS | 2012年 / 48卷 / 09期

关键词：

Energy efficiency;

D O I：

10.1049/el.2011.4001

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel low-energy tri-level switching scheme for low-power successive approximation register (SAR) ADC is proposed. With the input common-mode voltage (V-cm) designed to be exactly half of the reference voltage (V-ref), the switching energy of the proposed switching scheme is reduced by 96.89% as compared with the conventional architecture. Besides the large energy saving, the proposed switching scheme also reduces the number of capacitors in the ADC capacitor array by 75%, which in turn results in an area-efficient SAR ADC.

引用

页码：482 / U30

页数：2

共 5 条

[1]

Allen PhillipE., 2002, CMOS ANALOG CIRCUIT, V2nd

[2] An energy-efficient charge recycling approach for a SAR converter with capacitive DAC [J].

Ginsburg, BP ;

Chandrakasan, AP .

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :184-187

[3] Merged capacitor switching based SAR ADC with highest switching energy-efficiency [J].

Hariprasath, V. ;

Guerber, J. ;

Lee, S. -H. ;

Moon, U. -K. .

ELECTRONICS LETTERS, 2010, 46 (09) :620-U35

[4] A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure [J].

Liu, Chun-Cheng ;

Chang, Soon-Jyh ;

Huang, Guan-Ying ;

Lin, Ying-Zu .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) :731-740

[5] A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS [J].

Zhu, Yan ;

Chan, Chi-Hang ;

Chio, U-Fat ;

Sin, Sai-Weng ;

U, Seng-Pan ;

Martins, Rui Paulo ;

Maloberti, Franco .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (06) :1111-1121

← 1 →