MODELLING JITTER IN WIRELESS CHANNEL CREATED BY PROCESSOR-MEMORY ACTIVITY

被引：0
|
作者：
Yilmaz, Baki Berkay [1 ]
Zajic, Alenka [1 ]
Prvulovic, Milos [2 ]
机构：
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
[2] Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA
来源：
2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP) | 2018年
基金：
美国国家科学基金会;
关键词：
Wireless security; electromagnetic information leakage; covert channel attacks; POWER ANALYSIS; SIDE-CHANNEL; ATTACKS;
D O I：
暂无
中图分类号：
O42 [声学];
学科分类号：
070206 ; 082403 ;
摘要：
A wireless communication created by a computer software activity is described and modelled. The generation of this communication link is a consequence of electromagnetic (EM) emanations emitted during computer activity. This wireless channel in addition to channel errors due to noise, also experiences jitter created by the software activity "transmitter" which lacks precise synchronization. Also, the "transmitter" gets interrupted with other (system) activity, and the transmitted signal goes through a channel obstructed by metal, plastic, etc. To capture all these effects, we have modelled transmitted sequence as a pulse amplitude modulated (PAM) signal with random varying pulse position. From the model, we have derived the power spectral density and the bit error rate of the transmitted signal and presented performance analysis of such a channel.
引用
收藏
页码：2037 / 2041
页数：5
相关论文
共 50 条
  • [1] A Survey on Side Channel Attacks in Processor-Memory Chip Stack
    Khoshavi, Navid
    Francois, William
    Maghsoudloo, Mohammad
    Jaimes, Luis
    Sargolzaei, Arman
    2019 IEEE SOUTHEASTCON, 2019,
  • [2] EMULATION OF PROCESSOR FOR DISTRIBUTED PROCESSOR-MEMORY SYSTEM
    MAUD, A
    PETERSON, JB
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1977, 13 (04) : 462 - 462
  • [3] PERFORMANCE OF PROCESSOR-MEMORY INTERCONNECTIONS FOR MULTIPROCESSORS
    PATEL, JH
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (10) : 771 - 780
  • [4] CMOS Photonic Processor-Memory Networks
    Stojanovic, Vladimir
    Joshi, Ajay
    Batten, Cristopher
    Kwon, Yong-Jin
    Beamer, Scott
    Chen, Sun
    Asanovic, Krste
    2010 IEEE PHOTONICS SOCIETY WINTER TOPICALS MEETING SERIES, 2010, : 118 - +
  • [5] Future Scaling of Processor-Memory Interfaces
    Ahn, Jung Ho
    Jouppi, Norman P.
    Kozyrakis, Christos
    Leverich, Jacob
    Schreiber, Robert S.
    PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS, 2009,
  • [6] A STUDY ON PROCESSOR-MEMORY INTERCONNECTION IN MULTIMICROPROCESSOR SYSTEMS
    MARSAN, MA
    CONTE, G
    DELCORSO, D
    GREGORETTI, F
    ALTA FREQUENZA, 1981, 50 (03): : 122 - 130
  • [7] Performance model of processor-memory interconnections for multiprocessors
    Wang, J.
    Chen, S.-S.
    Proceedings of the ISMM International Symposium Computer Applications in Design, Simulation and Analysis, 1991,
  • [8] ANALYSIS OF PROCESSOR-MEMORY INTERCONNECTION NETWORKS.
    Bhuyan, Laxmi N.
    IEEE Transactions on Computers, 1985, C-34 (03) : 279 - 283
  • [9] EXPERIMENTAL DEMONSTRATION OF OPTICAL PROCESSOR-MEMORY INTERCONNECTION
    Yin, Yawei
    Proietti, Roberto
    Ye, Xiaohui
    Ben Yoo, S. J.
    Akella, Venkatesh
    PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON ADVANCED INTELLIGENCE AND AWARENESS INTERNET, AIAI2010, 2010, : 213 - 216
  • [10] PROCESSOR-MEMORY INTERCONNECTION ISSUES FOR MULTIPROCESSOR SYSTEMS
    CHAN, H
    STOURAITIS, T
    TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 12 - 16
12345