Modulo 2n ± 1 adder design using select-prefix blocks

被引：37
作者：
Efstathiou, C
Vergos, HT
Nikolos, D
机构：
[1] TEI Athens, Dept Informat, Athens 12210, Greece
[2] Comp Technol Inst, Patras 26221, Greece
来源：
IEEE TRANSACTIONS ON COMPUTERS | 2003年 / 52卷 / 11期
关键词：
modulo 2n +/- 1 adders; select-prefix adders; computer arithmetic; VLSI architectures;
D O I：
10.1109/TC.2003.1244938
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present new design methods for modulo 21, I adders. We use the same select-prefix addition block for both modulo 2(n) - 1 and diminished-one modulo 2(n) + 1 adder design. VLSI implementations of the proposed adders in static CMOS show that they achieve an attractive combination of speed and area costs.
引用
收藏
页码：1399 / 1406
页数：8
相关论文
共 28 条
  • [1] ABRAHAM JA, 1980, P 10 FAULT TOL COMP, P339
  • [2] A LOOK-UP TABLE VLSI DESIGN METHODOLOGY FOR RNS STRUCTURES USED IN DSP APPLICATIONS
    BAYOUMI, MA
    JULLIEN, GA
    MILLER, WC
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (06): : 604 - 616
  • [3] CURIGER A, 1993, THESIS SWISS FEDERAL
  • [4] AREA-TIME EFFICIENT MODULO 2(N)-1 ADDER DESIGN
    EFSTATHIOU, C
    NIKOLOS, D
    KALAMATIANOS, J
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (07): : 463 - 467
  • [5] FAST AND FLEXIBLE ARCHITECTURES FOR RNS ARITHMETIC DECODING
    ELLEITHY, KM
    BAYOUMI, MA
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (04): : 226 - 235
  • [6] Fujiwara E., 1989, ERROR CONTROL CODING
  • [7] HALSALL F, 1996, DATA COMMUNICATIONS
  • [8] RECENT ADVANCES IN RESIDUE NUMBER TECHNIQUES FOR RECURSIVE DIGITAL FILTERING
    JENKINS, WK
    [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1979, 27 (01): : 19 - 30
  • [9] JENKINS WK, 1977, IEEE T CIRCUITS SYST, V24, P191, DOI 10.1109/TCS.1977.1084321
  • [10] JENKINS WK, 1982, IEEE T ACOUSTICS SPE, V30, P370
123