Morphology and bond strength of copper wafer bonding

被引:136
作者
Chen, KN [1 ]
Tan, CS [1 ]
Fan, A [1 ]
Reif, R [1 ]
机构
[1] MIT, Microsyst Technol Labs, Cambridge, MA 02139 USA
关键词
D O I
10.1149/1.1626994
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The morphology and bond strength of copper-bonded wafer pairs prepared under different bonding/annealing temperatures and durations are presented. The interfacial morphology was examined by transmission electron microscopy while the bond strength was examined from a diesaw test. Physical mechanisms explaining the different roles of postbonding anneals at temperatures above and below 300degreesC are discussed. A map summarizing these results provides a useful reference on process conditions suitable for actual microelectronics fabrication and three-dimensional integrated circuits based on Cu wafer bonding. (C) 2003 The Electrochemical Society.
引用
收藏
页码:G14 / G16
页数:3
相关论文
共 6 条
[1]   3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration [J].
Banerjee, K ;
Souri, SJ ;
Kapur, P ;
Saraswat, KC .
PROCEEDINGS OF THE IEEE, 2001, 89 (05) :602-633
[2]  
Chen K.N., 2003, TMS ANN M SAN DIEG C
[3]   Microstructure evolution and abnormal grain growth during copper wafer bonding [J].
Chen, KN ;
Fan, A ;
Tan, CS ;
Reif, R ;
Wen, CY .
APPLIED PHYSICS LETTERS, 2002, 81 (20) :3774-3776
[4]   Microstructure examination of copper wafer bonding [J].
Chen, KN ;
Fan, A ;
Reif, R .
JOURNAL OF ELECTRONIC MATERIALS, 2001, 30 (04) :331-335
[5]   Interconnect limits on gigascale integration (GSI) in the 21st century [J].
Davis, JA ;
Venkatesan, R ;
Kaloyeros, A ;
Beylansky, M ;
Souri, SJ ;
Banerjee, K ;
Saraswat, KC ;
Rahman, A ;
Reif, R ;
Meindl, JD .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :305-324
[6]   Copper wafer bonding [J].
Fan, A ;
Rahman, A ;
Reif, R .
ELECTROCHEMICAL AND SOLID STATE LETTERS, 1999, 2 (10) :534-536