Hardware cost estimation for application-specific processor design

被引：0

作者：

Pitkänen, T ^{[1
]}

Rantanen, T ^{[1
]}

Cilio, A ^{[1
]}

Takala, J ^{[1
]}

机构：

[1] Tampere Univ Technol, FIN-33101 Tampere, Finland

来源：

EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION | 2005年 / 3553卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a methodology for estimating area, energy consumption and execution time of an application executed on a specified processor is proposed. In addition, a design exploration process to find suitable processor architectures for a specific application is proposed. Cost and performance estimation is an important part of the exploration process. The actual cost estimation is based on predefined characterizations of cost and performance of resources stored in a database. The results show that the method is quick and its accuracy is sufficient for design space exploration.

引用

页码：212 / 221

页数：10

共 11 条

[1] Block-wise extraction of rent's exponents for an extensible processor [J].

Ahonen, T ;

Nurmi, T ;

Nurmi, J ;

Isaho, J .

ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, :193-199

[2]

Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]

[3]

Chang NY, 2002, IEEE T VLSI SYST, V10, P146

[4] XTREM:: A power simulator for the intel XScale® core [J].

Contreras, G ;

Martonosi, M ;

Penh, JZ ;

Ju, R ;

Lueh, GY .

ACM SIGPLAN NOTICES, 2004, 39 (07) :115-125

[5]

Corporaal H, 1998, INTEGR COMPUT-AID E, V5, P19

[6]

Corporaal H., 1997, Microprocessor Architectures: from VLIW to TTA

[7] A scalable methodology for cost estimation in a transformational high-level design space exploration environment [J].

Gerlach, J ;

Rosenstiel, W .

DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, :226-231

[8]

JIN HS, 1999, P INT S LOW POW EL D, P279

[9] A new framework for power estimation of embedded systems [J].

Talarico, C ;

Rozenblit, JW ;

Malhotra, V ;

Stritter, A .

COMPUTER, 2005, 38 (02) :71-+

[10] Evaluating integrated hardware-software optimizations using a unified energy estimation framework [J].

Vijaykrishnan, N ;

Kandemir, M ;

Irwin, MJ ;

Kim, HS ;

Ye, W ;

Duarte, D .

IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (01) :59-76

← 1 2 →