Demonstration of synaptic characteristics of polycrystalline-silicon ferroelectric thin-film transistor for application of neuromorphic computing

被引:6
作者
Cheng-Yu, William [1 ]
Su, Chun-Jung [2 ,3 ]
Lee, Yao-Jen [3 ,5 ]
Kao, Kuo-Hsing [4 ]
Chang, Ting-Hsuan [1 ]
Chang, Jui-Che [1 ]
Wu, Pin-Hua [1 ]
Yen, Cheng-Lun [1 ]
Lin, Ju-Heng [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 804, Taiwan
[2] Natl Yang Ming Chiao Tung Univ, Dept Electrophys, Hsinchu 30010, Taiwan
[3] Taiwan Semicond Res Inst, Hsinchu 300, Taiwan
[4] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 701, Taiwan
[5] Natl Univ Kaohsiung, Dept Elect Engn, Kaohsiung 81148, Taiwan
关键词
synaptic device; ferroelectric; thin-film transistor; neuromorphic computing;
D O I
10.1088/1361-6641/ac51b6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, the synaptic characteristics together with 5 bits (32 states) operation based on polycrystalline-silicon (poly-Si) ferroelectric thin-film transistor (FeTFT) with HfZrOx gate dielectric are demonstrated for the first time. A 1.2 V threshold voltage shift of memory window is obtained. The impacts of pulse time on the potentiation and depression states are studied by a modulation scheme with incremental pulse voltages. The potentiation and depression rates of the conductance (G(d)) states of FeTFTs are found to be asymmetric and become more severe when increasing the pulse time. In order to realize high recognition rate and accuracy of neuromorphic computing, low asymmetric nonlinearity of potentiation (alpha(p)) and depression (alpha(d)) of poly-Si FeTFTs can be achieved with the reduction of operation voltage. Low asymmetry vertical bar alpha(p)-alpha(d)vertical bar = 0.71 and high G(d) ratio similar to 40 of FeTFTs are obtained based on the small pulse time of 50 ns and low average potentiation/depression voltages of 2.63/-2.69 V. When the pulse time is increased from 50 to 150 ns, the average potentiation/depression voltages can be further reduced to similar to 1.59/-1.69 V for low asymmetry vertical bar alpha(p)-alpha(d)vertical bar = 0.25 due to the enhanced G(d) potentiation and depression rates, and the G(d) ratio is also reduced to 9.96 with the reduction of potentiation/depression voltages. The small pulse time and potentiation/depression voltages of FeTFTs are responsible for the polarization switching of the ferroelectric layer following the minor operation-loop. Compared to the depression state, it leads to more stable retention and endurance behavior of the potentiation state due to the different depolarization electric fields.
引用
收藏
页数:10
相关论文
共 43 条
  • [1] A Multilevel FeFET Memory Device based on Laminated HSO and HZO Ferroelectric Layers for High-Density Storage
    Ali, T.
    Polakowski, P.
    Kuhnel, K.
    Czernohorsky, M.
    Kaempfe, T.
    Rudolph, M.
    Paetzold, B.
    Lehninger, D.
    Mueller, F.
    Olivo, R.
    Lederer, M.
    Hoffmann, R.
    Steinke, P.
    Zimmermann, K.
    Muehle, U.
    Seidel, K.
    Mueller, J.
    [J]. 2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [2] High Endurance Ferroelectric Hafnium Oxide-Based FeFET Memory Without Retention Penalty
    Ali, T.
    Polakowski, P.
    Riedel, S.
    Buettner, T.
    Kaempfe, T.
    Rudolph, M.
    Paetzold, B.
    Seidel, K.
    Loehr, D.
    Hoffmann, R.
    Czernohorsky, M.
    Kuehnel, K.
    Steinke, P.
    Calvo, J.
    Zimmermann, K.
    Mueller, J.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (09) : 3769 - 3774
  • [3] Phase transitions in ferroelectric silicon doped hafnium oxide
    Boescke, T. S.
    Teichert, St.
    Braeuhaus, D.
    Mueller, J.
    Schroeder, U.
    Boettger, U.
    Mikolajick, T.
    [J]. APPLIED PHYSICS LETTERS, 2011, 99 (11)
  • [4] Ferroelectricity in Si-Doped Hafnia: Probing Challenges in Absence of Screening Charges
    Celano, Umberto
    Gomez, Andres
    Piedimonte, Paola
    Neumayer, Sabine
    Collins, Liam
    Popovici, Mihaela
    Florent, Karine
    McMitchell, Sean R. C.
    Favia, Paola
    Drijbooms, Chris
    Bender, Hugo
    Paredis, Kristof
    Di Piazza, Luca
    Jesse, Stephen
    Van Houdt, Jan
    van der Heide, Paul
    [J]. NANOMATERIALS, 2020, 10 (08) : 1 - 15
  • [5] Flexible low-temperature polycrystalline silicon thin-film transistors
    Chang, T-C
    Tsao, Y-C
    Chen, P-H
    Tai, M-C
    Huang, S-P
    Su, W-C
    Chen, G-F
    [J]. MATERIALS TODAY ADVANCES, 2020, 5
  • [6] Chen P.-Y., 2017, IEEE INT EL DEV M IE
  • [7] Technological Benchmark of Analog Synaptic Devices for Neuroinspired Architectures
    Chen, Pai-Yu
    Yu, Shimeng
    [J]. IEEE DESIGN & TEST, 2019, 36 (03) : 31 - 38
  • [8] Effects of Annealing on Ferroelectric Hafnium-Zirconium-Oxide-Based Transistor Technology
    Chen, Yi-Hsuan
    Su, Chun-Jung
    Hu, Chenming
    Wu, Tian-Li
    [J]. IEEE ELECTRON DEVICE LETTERS, 2019, 40 (03) : 467 - 470
  • [9] AND Flash Array Based on Charge Trap Flash for Implementation of Convolutional Neural Networks
    Choi, Hyun-Seok
    Kim, Hyungjin
    Lee, Jong-Ho
    Park, Byung-Gook
    Kim, Yoon
    [J]. IEEE ELECTRON DEVICE LETTERS, 2020, 41 (11) : 1653 - 1656
  • [10] Revealing Antiferroelectric Switching and Ferroelectric Wakeup in Hafnia by Advanced Piezoresponse Force Microscopy
    Collins, Liam
    Celano, Umberto
    [J]. ACS APPLIED MATERIALS & INTERFACES, 2020, 12 (37) : 41659 - 41665