The Research of Real-time Image Acquisition and Sobel Edge Detection with FPGA

被引:0
作者
Xu, Yang [1 ]
Li, Ping [1 ]
Yuan, Jianjun [1 ]
Xiang, Min [2 ]
机构
[1] Chongqing Univ, Coll Optoelect Engn, Chongqing 630044, Peoples R China
[2] Chongqing Univ Posts & Telecommun, Coll Automat, Chongqing, Peoples R China
来源
MATERIALS, MECHATRONICS AND AUTOMATION, PTS 1-3 | 2011年 / 467-469卷
关键词
FPGA; Image acquisition; Edge detection; Verilog HDL;
D O I
10.4028/www.scientific.net/KEM.467-469.703
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As the real-time image acquiring and processing need to be dealt with high speed, a image acquisition and preprocessing system is discussed in this paper. It is built on FPGA( field programmable gate array) with pipelined and parallel technology. The configurable macro function modules provided by Altera company achieve the Sobel edge detection algorithm. The real-time display the image after edge detection works properly and The new design method shorten the development cycle.
引用
收藏
页码:703 / +
页数:2
相关论文
共 10 条
[1]  
Ai Yang Li, 2005, MODEN ELECT TECHNOLO, V28, P50
[2]  
Altera, 2006, ALT EMB PER EB OL, P179
[3]  
Altera, 2006, AV INT SPEC EB OL, P11
[4]  
Altera, 2006, NIOS 2 PROC REF HDB, P50
[5]  
Altera, 2006, QUART 2 HDB, V4, P67
[6]  
Ren Aifeng, 2005, EMBEDDED SYSTEM DESI, P26
[7]  
Xia Yuwen, 2005, VERILOG DIGITAL SYST, P17
[8]  
Xu Da Peng, 2006, ELECT DEVICE, V29, P114
[9]  
Xue Ming Xing, 2008, ELECT DEVICE APPILCA, V10, P48
[10]  
Zhou, 2003, MODEN ELECT TECHNOLO, V2, P25