HPPC 2010: Forth Workshop on Highly Parallel Processing on a Chip

被引：0
|
作者：
Forsell, Martti [1 ]
Traff, Jesper Larsson [2 ]
机构：
[1] VTT Tech Res Ctr Finland, Oulu, Finland
[2] Univ Vienna, Dept Comp Sci, Fac Comp Sci, Vienna, Austria
来源：
EURO-PAR 2010 PARALLEL PROCESSING WORKSHOPS | 2011年 / 6586卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：73 / 75
页数：3
相关论文
共 50 条
  • [41] A Si-Chip-Based System for Highly Parallel Electroporation of Cells
    Kupfer, Frank
    Lattanzio, Silvia M.
    Maschietto, Marta
    Botos, Andras
    Mahnkopf, Marlies
    Bruns, Juergen
    Schreiter, Matthias
    Vassanelli, Stefano
    Thewes, Roland
    2015 6TH IEEE INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES (IWASI), 2015, : 25 - 30
  • [42] Architecture and Implementation of a Highly Parallel Single-Chip Video DSP
    Yamauchi, Hironori
    Tashiro, Yutaka
    Minami, Toshihiro
    Suzuki, Yutaka
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1992, 2 (02) : 207 - 220
  • [43] DIGITAL NEURAL-NET CHIP LEARNS QUICKLY WITH PARALLEL PROCESSING
    BURSKY, D
    ELECTRONIC DESIGN, 1990, 38 (22) : 30 - +
  • [44] Processing while routing: a network-on-chip-based parallel system
    Fernandes, S. R.
    Oliveira, B. C.
    Costa, M.
    Silva, I. S.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (05): : 525 - 538
  • [45] Live Demonstration: Programmable Vision Chip with Neighborhood Level Parallel Processing
    Gharzai, Mahir Kabeer
    Schmitz, Joseph A.
    Balkir, Sina
    Hoffman, Michael W.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 450 - 450
  • [46] A Programmable Vision Chip with Pixel-Neighborhood Level Parallel Processing
    Schmitz, Joseph A.
    Gharzai, Mahir Kabeer
    Balkir, Sina
    Hoffman, Michael W.
    White, Daniel J.
    Schemm, Nathan
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2125 - 2128
  • [47] Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip
    Yang, Yoon Seok
    Bahn, Jun Ho
    Lee, Seung Eun
    Bagherzadeh, Nader
    PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, 2009, : 849 - 854
  • [48] Multigrain parallel processing on compiler cooperative OSCAR chip multiprocessor architecture
    Kimura, K
    Kodaka, T
    Obata, M
    Kasahara, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (04): : 570 - 579
  • [49] 20th workshop on job scheduling strategies for parallel processing (JSSPP)
    Cirne, Walfredo
    Desai, Narayan
    Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium, IPDPS 2016, 2016,
  • [50] Sixth international workshop on scheduling and resource management for parallel and distributed systems SRMPDS 2010
    Kettimuthu, Rajkumar
    Proceedings of the International Conference on Parallel Processing Workshops, 2010,
12345