Analysis of chip-to-chip power noise coupling on several SDRAM modules

被引:0
|
作者
Wee, JK [1 ]
Lee, S [1 ]
Kim, YJ [1 ]
机构
[1] Soongsil Univ, Sch Elect Engn, Seoul 156743, South Korea
关键词
D O I
10.1109/SPI.2004.1409053
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper illustrates the noise characteristics under chip's operations according to types of packages and modules for DDR SDRAM. The impedance profiles and power noises are analyzed with SDRAM chips having TSOP package and FBGA package on TSOP-based DIMM and FBGA-based DIMM. In controversy with common concepts, the noise characteristics of FBGA package are more weak and sensitive than those of the TSOP package. In addition, the simulated results show that the decoupling capacitor locations of modules are more important to control the self and transfer noise characteristics than the lead inductance of the packages. Therefore, satisfying the target spec of the noise suppression and isolation can be achieved through the design of power distribution systems only with considering not only the package types but also the whole module system.
引用
收藏
页码:205 / 208
页数:4
相关论文
共 50 条
  • [31] Flexible electronic-optical local bus modules to the board-to-board, board-to-chip, and chip-to-chip optical interconnection
    Shen, LC
    Lo, WC
    Chang, HH
    Fu, HC
    Lee, YC
    Chang, SM
    Chen, YC
    Chen, WY
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1039 - 1043
  • [32] 2.5-Gb/s/ch Long Wavelength Transmitter Modules for Chip-to-Chip Optical PCB Applications
    Ukaegbu, Ikechi Augustine
    Kim, Do-Won
    Cho, Mu Hee
    Lee, Tae-Woo
    Park, Hyo-Hoon
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2011, 23 (19) : 1403 - 1405
  • [33] Analysis of On-Chip Digital Noise Coupling Path for Wireless Communication IC Test Chip
    Tanaka, Satoshi
    Fan, Peng
    Ma, Jingyan
    Aoki, Hanae
    Yamaguchi, Masahiro
    Nagata, Makoto
    Muroga, Sho
    2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits, 2015, : 216 - 221
  • [34] Silicon-on-insulator chip-to-chip coupling via out-of-plane or vertical grating couplers
    Cabezon, Miguel
    Garces, Ignacio
    Villafranca, Asier
    Pozo, Jose
    Kumar, Pragati
    Kazmierczak, Andrzej
    APPLIED OPTICS, 2012, 51 (34) : 8090 - 8094
  • [35] A 120 GHz Wideband Low-Power Down Converter for Wireless Chip-to-Chip Communication
    Lee, Chae Jun
    Lee, Hee Sung
    Kim, Seung Hun
    Jang, Tae Hwan
    Kang, Dong Min
    Son, Hyuk Su
    Byeon, Chul Woo
    Park, Chul Soon
    2018 IEEE 18TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2018, : 33 - 36
  • [36] 3D serial TSV link for low-power chip-to-chip communication
    Beanato, Giulia
    Cevrero, Alessandro
    De Micheli, Giovanni
    Leblebici, Yusuf
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [37] Power-aware transceiver design for half-duplex bidirectional chip-to-chip optical interconnects
    Jamshid Sangirov
    Ikechi Augustine Ukaegbu
    Gulomjon Sangirov
    Tae-Woo Lee
    Hyo-Hoon Park
    Journal of Semiconductors, 2013, (12) : 64 - 69
  • [38] Chip-to-Chip Half Duplex Data Communication at 135 Mbps Over Power-Supply Rails
    Hashida, Takushi
    Bando, Yoji
    Nagata, Makoto
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 209 - +
  • [39] Power-aware transceiver design for half-duplex bidirectional chip-to-chip optical interconnects
    Sangirov, Jamshid
    Ukaegbu, Ikechi Augustine
    Sangirov, Gulomjon
    Lee, Tae-Woo
    Park, Hyo-Hoon
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (12)
  • [40] Power-aware transceiver design for half-duplex bidirectional chip-to-chip optical interconnects
    Jamshid Sangirov
    Ikechi Augustine Ukaegbu
    Gulomjon Sangirov
    TaeWoo Lee
    HyoHoon Park
    Journal of Semiconductors, 2013, 34 (12) : 64 - 69