Analysis and Cancellation of Leakage Current Through Power Module Baseplate Capacitance

被引:22
作者
Brovont, Aaron D. [1 ]
Lemmon, Andrew N. [2 ]
New, Christopher [2 ]
Nelson, Blake W. [2 ]
DeBoi, Brian T. [2 ]
机构
[1] PC Krause & Associates, W Lafayette, IN 47906 USA
[2] Univ Alabama, Dept Elect & Comp Engn, Tuscaloosa, AL 35487 USA
关键词
Capacitance; Electromagnetic interference; Couplings; Multichip modules; Inverters; Leakage currents; Silicon carbide; Baseplate capacitance (BPC); conducted electromagnetic interference (EMI); leakage current; multichip power module; wide-bandgap (WBG); EMI; METHODOLOGY; PARAMETERS; CONVERTERS; DESIGN;
D O I
10.1109/TPEL.2019.2944410
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The fast edge rates achievable by wide-bandgap semiconductors can produce significant common-mode (CM) leakage currents through the baseplates of encompassing power modules, which are known to produce elevated electromagnetic signatures for power electronic applications. This article provides a theoretical treatment of this CM behavior for a typical silicon carbide half-bridge multichip power module in the context of an example system consisting of a half-bridge inverter. A CM equivalent model is produced that quantitatively relates the distribution of the parasitic baseplate capacitance across the module terminals to the amplitude of the leakage current through the module baseplate for the converter under study. The model predicts that this leakage current can be canceled out by achieving a prescribed distribution of said baseplate capacitance. These predictions are validated by a set of empirical studies in which the model predictions are shown to be in excellent agreement with the measured behavior of this system. Through these demonstrations, the theoretical treatment provided in this article is shown to be a useful tool to identify simple and effective means for mitigation of CM behavior within power electronic systems. As such, this approach is expected to be of significant interest to system designers seeking to optimize the performance of applications with respect to CM behavior.
引用
收藏
页码:4678 / 4688
页数:11
相关论文
共 29 条
[1]  
[Anonymous], 2012, 2012 7 INT C INT POW
[2]  
[Anonymous], 2017, 2017 19 EUR C POW EL
[3]  
Brovont AD, 2019, APPL POWER ELECT CO, P527, DOI 10.1109/APEC.2019.8721888
[4]   Generalized Differential-Common-Mode Decomposition for Modeling Conducted Emissions in Asymmetric Power Electronic Systems [J].
Brovont, Aaron D. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (08) :6461-6466
[5]  
Brovont AD, 2017, 2017 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM (ESTS), P84, DOI 10.1109/ESTS.2017.8069264
[6]   Modeling and Simulation of 2 kV 50 A SiC MOSFET/JBS Power Modules [J].
Chen, Zheng ;
Burgos, Rolando ;
Boroyevich, Dushan ;
Wang, Fred ;
Leslie, Scott .
2009 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM, 2009, :393-+
[7]  
Department of Defense Interface Standard, 2015, MILSTD461G DEP DEF I
[8]  
DiMarino C, 2017, 2017 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM (ESTS), P629, DOI 10.1109/ESTS.2017.8069347
[9]  
Feix G., 2015, P PCIM EUROPE 2015 I, P1
[10]   Investigation of Conducted EMI in SiC JFET Inverters Using Separated Heat Sinks [J].
Gong, Xun ;
Ferreira, Jan Abraham .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (01) :115-125