Linear distribution of capacitance in Dickson charge pumps to reduce rise time

被引:21
作者
Ballo, Andrea [1 ]
Grasso, Alfio Dario [1 ]
Palumbo, Gaetano [1 ]
Tanzawa, Toru [2 ]
机构
[1] Univ Catania, DIEEI, Catania, Italy
[2] Shizuoka Univ, Fac Engn, Hamamatsu, Shizuoka, Japan
关键词
DC-DC converter; Dickson charge pump; solid-state memories; switched capacitors converters (SCC); DYNAMIC-ANALYSIS; CIRCUITS; DESIGN; OPTIMIZATION;
D O I
10.1002/cta.2761
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper introduces a design strategy to reduce rise time of charge pumps maintaining equal the silicon area, which is effective when the load capacitance is lower than the total charge pump capacitance. The strategy relies on an unconventional pumping capacitors sizing, which set them not equal and follows a linear distribution. The approach is based on a theoretical analysis and is validated through post-layout simulations using a 130-nm complementary metal-oxide semiconductor (CMOS) standard technology. The simulations demonstrate the advantages of the proposed design strategy and the accuracy of the theory.
引用
收藏
页码:555 / 566
页数:12
相关论文
共 23 条
[1]   Heap charge pump optimisation by a tapered architecture [J].
Arona, R ;
Bonizzoni, E ;
Maloberti, F ;
Torelli, G .
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :1903-1906
[2]   Optimized Charge Pump With Clock Booster for Reduced Rise Time or Silicon Area [J].
Ballo, A. ;
Grasso, A. D. ;
Giustolisi, G. ;
Palumbo, G. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (12) :1977-1981
[3]   A Review of Charge Pump Topologies for the Power Management of IoT Nodes [J].
Ballo, Andrea ;
Grasso, Alfio Dario ;
Palumbo, Gaetano .
ELECTRONICS, 2019, 8 (05)
[4]   Voltage gain analysis of integrated Fibonacci-like charge pumps for low power applications [J].
Cabrini, Alessandro ;
Gobbi, Laura ;
Torelli, Guido .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (11) :929-933
[5]   Design of an Nth order Dickson voltage multiplier [J].
DiCataldo, G ;
Palumbo, G .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1996, 43 (05) :414-418
[6]   ON-CHIP HIGH-VOLTAGE GENERATION IN MNOS INTEGRATED-CIRCUITS USING AN IMPROVED VOLTAGE MULTIPLIER TECHNIQUE [J].
DICKSON, JF .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) :374-378
[7]   Dynamic Model of Switched-Capacitor DC-DC Converters in the Slow-Switching Limit Including Charge Reusing [J].
Ferro, Esteban ;
Manuel Brea, Victor ;
Lopez, Paula ;
Cabello, Diego .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (07) :5293-5311
[8]   A 70m Omega intelligent high side switch with full diagnostics [J].
Gariboldi, R ;
Pulvirenti, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) :915-923
[9]   A MONOLITHIC QUAD LINE DRIVER FOR INDUSTRIAL APPLICATIONS [J].
GARIBOLDI, R ;
PULVIRENTI, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (08) :957-962
[10]   AN EXPERIMENTAL 1.5-V 64-MB DRAM [J].
NAKAGOME, Y ;
TANAKA, H ;
TAKEUCHI, K ;
KUME, E ;
WATANABE, Y ;
KAGA, T ;
KAWAMOTO, Y ;
MURAI, F ;
IZAWA, R ;
HISAMOTO, D ;
KISU, T ;
NISHIDA, T ;
TAKEDA, E ;
ITOH, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) :465-472