A novel LDMOS with a junction field plate and a partial N-buried layer

被引:1
作者
Shi Xian-Long [1 ]
Luo Xiao-Rong [1 ,2 ]
Wei Jie [1 ]
Tan Qiao [1 ]
Liu Jian-Ping [1 ]
Xu Qing [1 ]
Li Peng-Cheng [1 ]
Tian Rui-Chao [1 ]
Ma Da [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
基金
中国国家自然科学基金;
关键词
junction field plate; partial N-buried layer; specific on-resistance; breakdown voltage; VOLTAGE;
D O I
10.1088/1674-1056/23/12/127303
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
A novel lateral double-diffused metal-oxide semiconductor (LDMOS) with a high breakdown voltage (BV) and low specific on-resistance (R-on.sp) is proposed and investigated by simulation. It features a junction field plate (JFP) over the drift region and a partial N-buried layer (PNB) in the P-substrate. The JFP not only smoothes the surface electric field (E-field), but also brings in charge compensation between the JFP and the N-drift region, which increases the doping concentration of the N-drift region. The PNB reshapes the equipotential contours, and thus reduces the E-field peak on the drain side and increases that on the source side. Moreover, the PNB extends the depletion width in the substrate by introducing an additional vertical diode, resulting in a significant improvement on the vertical BV. Compared with the conventional LDMOS with the same dimensional parameters, the novel LDMOS has an increase in BV value by 67.4%, and a reduction in R-on.sp by 45.7% simultaneously.
引用
收藏
页数:5
相关论文
共 43 条
[21]   A high voltage Bi-CMOS compatible buffer super-junction LDMOS with an N-type buried layer [J].
伍伟 ;
张波 ;
方健 ;
罗小蓉 ;
李肇基 .
Journal of Semiconductors, 2014, (01) :69-73
[22]   A high voltage Bi-CMOS compatible buffer super-junction LDMOS with an N-type buried layer [J].
Wu Wei ;
Zhang Bo ;
Fang Jian ;
Luo Xiaorong ;
Li Zhaoji .
JOURNAL OF SEMICONDUCTORS, 2014, 35 (01)
[23]   Optimization of novel superjunction LDMOS with partial low K layer [J].
Wu, Lijuan ;
Zhang, Yinyan ;
Yang, Hang ;
Song, Yue ;
Yuan, Na ;
Lei, Bing ;
Hu, Limin ;
Wu, Yiqing .
SUPERLATTICES AND MICROSTRUCTURES, 2018, 123 :226-233
[24]   A Trench LDMOS Improved by Quasi Vertical Super Junction and Resistive Field Plate [J].
Cheng, Junji ;
Wu, Shiying ;
Chen, Weizhen ;
Huang, Haimeng ;
Yi, Bo .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) :682-689
[25]   New REBULF super junction LDMOS with the N type buffered layer [J].
Duan Bao-Xing ;
Cao Zhen ;
Yuan Xiao-Ning ;
Yang Yin-Tang .
ACTA PHYSICA SINICA, 2014, 63 (22) :227302
[26]   Improving breakdown, conductive, and thermal performances for SOI high voltage LDMOS using a partial compound buried layer [J].
Hu, Shengdong ;
Luo, Jun ;
Jiang, YuYu ;
Cheng, Kun ;
Chen, Yinhui ;
Jin, Jingjing ;
Wang, Jian'an ;
Zhou, Jianlin ;
Tang, Fang ;
Zhou, Xichuan ;
Gan, Ping .
SOLID-STATE ELECTRONICS, 2016, 117 :146-151
[27]   A Novel High Voltage SOI LDMOS with Buried N-layer in a Self-isolation High Voltage Integrated Circuit [J].
Luo, Xiaorong ;
Lei, Tianfei ;
Wang, Yuangang ;
Zhang, Bo ;
Udrea, Florin .
2010 22ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2010, :265-268
[28]   A novel partial SOI EDMOS (>800 V) with a buried N-type layer on the double step buried oxide [J].
Wang, Qian ;
Cheng, Xinhong ;
Wang, Zhongjian ;
Xia, Chao ;
Shen, Lingyan ;
Zheng, Li ;
Cao, Duo ;
Yu, Yuehui ;
Shen, DaShen .
SUPERLATTICES AND MICROSTRUCTURES, 2015, 79 :1-8
[29]   Novel Step Field Plate RF LDMOS Transistor for Improved BVDS-Ron Tradeoff and RF Performance [J].
Patel, Rutu ;
Mohapatra, Nihar R. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (08) :4401-4407
[30]   A Novel Ultralow RON,sp Triple RESURF LDMOS With Sandwich n-p-n Layer [J].
Qiao, Ming ;
Li, Yi ;
Yuan, Zhangyi'an ;
Liang, Longfei ;
Li, Zhaoji ;
Zhang, Bo .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (12) :5605-5612