A novel LDMOS with a junction field plate and a partial N-buried layer

被引:1
作者
Shi Xian-Long [1 ]
Luo Xiao-Rong [1 ,2 ]
Wei Jie [1 ]
Tan Qiao [1 ]
Liu Jian-Ping [1 ]
Xu Qing [1 ]
Li Peng-Cheng [1 ]
Tian Rui-Chao [1 ]
Ma Da [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
基金
中国国家自然科学基金;
关键词
junction field plate; partial N-buried layer; specific on-resistance; breakdown voltage; VOLTAGE;
D O I
10.1088/1674-1056/23/12/127303
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
A novel lateral double-diffused metal-oxide semiconductor (LDMOS) with a high breakdown voltage (BV) and low specific on-resistance (R-on.sp) is proposed and investigated by simulation. It features a junction field plate (JFP) over the drift region and a partial N-buried layer (PNB) in the P-substrate. The JFP not only smoothes the surface electric field (E-field), but also brings in charge compensation between the JFP and the N-drift region, which increases the doping concentration of the N-drift region. The PNB reshapes the equipotential contours, and thus reduces the E-field peak on the drain side and increases that on the source side. Moreover, the PNB extends the depletion width in the substrate by introducing an additional vertical diode, resulting in a significant improvement on the vertical BV. Compared with the conventional LDMOS with the same dimensional parameters, the novel LDMOS has an increase in BV value by 67.4%, and a reduction in R-on.sp by 45.7% simultaneously.
引用
收藏
页数:5
相关论文
共 44 条
  • [1] A novel LDMOS with a junction field plate and a partial N-buried layer
    石先龙
    罗小蓉
    魏杰
    谭桥
    刘建平
    徐青
    李鹏程
    田瑞超
    马达
    Chinese Physics B, 2014, 23 (12) : 427 - 431
  • [2] PSOI pLDMOS with n-buried layer
    Wu, Lijuan
    Song, Yue
    Yang, Hang
    Hu, Limin
    Lei, Bing
    Yuan, Na
    Zhang, Yinyan
    Zhang, Zhongjie
    MICRO & NANO LETTERS, 2017, 12 (10): : 726 - 730
  • [3] A novel SOI LDMOS with substrate field plate and variable-k dielectric buried layer
    Li, Qi
    Wen, Yi
    Zhang, Fabi
    Li, Haiou
    Xiao, Gongli
    Chen, Yonghe
    Fu, Tao
    RESULTS IN PHYSICS, 2018, 10 : 46 - 54
  • [4] A Novel High Performance SOI LDMOS with Buried Stepped Gate Field Plate
    Hu, Hongchao
    Dai, Hongli
    Wang, Luoxin
    Lyu, Haitao
    Xue, Yuming
    Qian, Tu
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2023, 24 (06) : 538 - 546
  • [5] A low specific on-resistance SOI LDMOS with a novel junction field plate
    Luo Yin-Chun
    Luo Xiao-Rong
    Hu Gang-Yi
    Fan Yuan-Hang
    Li Peng-Cheng
    Wei Jie
    Tan Qiao
    Zhang Bo
    CHINESE PHYSICS B, 2014, 23 (07)
  • [6] Realizing high voltage SJ-LDMOS with non-uniform N-buried layer
    Chen, Wanjun
    Zhang, Bo
    Li, Zhaoji
    SOLID-STATE ELECTRONICS, 2008, 52 (05) : 675 - 678
  • [7] A Novel High Performance SOI LDMOS with Buried Stepped Gate Field Plate
    Hongchao Hu
    Hongli Dai
    Luoxin Wang
    Haitao Lyu
    Yuming Xue
    Tu Qian
    Transactions on Electrical and Electronic Materials, 2023, 24 : 538 - 546
  • [8] A low specific on-resistance SOI LDMOS with a novel junction field plate
    罗尹春
    罗小蓉
    胡刚毅
    范远航
    李鹏程
    魏杰
    谭桥
    张波
    Chinese Physics B, 2014, 23 (07) : 694 - 698
  • [9] An improved SOI LDMOS with buried field plate
    Wang, Ying
    Bao, Meng-tian
    Wang, Yi-Fan
    Yu, Cheng-hao
    Cao, Fei
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 : 340 - 349
  • [10] Improved SOI LDMOS performance by using a partial stepped polysilicon layer as the buried layer
    Guo, Jingwei
    Hu, Shengdong
    Huang, Ye
    Yuan, Qi
    Yang, Dong
    Yang, Ling
    You, Liang
    Yu, Jianyi
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2019, 90 : 7 - 12