Bipolar Charge-Plasma Transistor: A Novel Three Terminal Device

被引:179
|
作者
Kumar, M. Jagadesh [1 ]
Nadda, Kanika [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India
关键词
Bipolar charge-plasma transistor (BCPT); complementary metal-oxide-semiconductor (CMOS) technology; current gain; silicon-on-insulator (SOI); simulation; SPECIAL-ISSUE; SOI; DESIGN;
D O I
10.1109/TED.2012.2184763
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A distinctive approach for forming a lateral bipolar charge-plasma transistor (BCPT) is explored using 2-D simulations. Different metal work-function electrodes are used to induce n- and p-type charge-plasma layers on undoped silicon-on-insulator (SOI) to form the emitter, base, and collector regions of a lateral n-p-n transistor. Electrical characteristics of the proposed device are simulated and compared with that of a conventionally doped lateral bipolar junction transistor (BJT) with identical dimensions. Our simulation results demonstrate that the BCPT concept will help us realize a superior bipolar transistor in terms of a high current gain, as compared with a conventional BJT. This BCPT concept is suitable in overcoming doping issues such as dopant activation and high-thermal budgets, which are serious issues in ultrathin SOI structures.
引用
收藏
页码:962 / 967
页数:6
相关论文
共 50 条
  • [11] Possible three terminal HTS transistor device
    Gulian, AM
    VanVechten, D
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) : 3096 - 3098
  • [12] Fabrication and Characterization of the Charge-Plasma Diode
    Rajasekharan, Bijoy
    Hueting, Raymond J. E.
    Salm, Cora
    van Hemert, Tom
    Wolters, Rob A. M.
    Schmitz, Jurriaan
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) : 528 - 530
  • [13] Low voltage charge-plasma based dopingless Tunnel Field Effect Transistor: analysis and optimization
    Kumar, Naveen
    Raman, Ashish
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2020, 26 (04): : 1343 - 1350
  • [14] Low voltage charge-plasma based dopingless Tunnel Field Effect Transistor: analysis and optimization
    Naveen Kumar
    Ashish Raman
    Microsystem Technologies, 2020, 26 : 1343 - 1350
  • [15] Source/Drain Engineered Charge-Plasma Junctionless Transistor for the Immune of Line Edge Roughness Effect
    Wan, Wenbo
    Lou, Haijun
    Xiao, Ying
    Lin, Xinnan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (05) : 1873 - 1879
  • [16] Operation of the Three Terminal Heterojunction Bipolar Transistor Solar Cell
    Marti, Antonio
    Antolin, Elisa
    Garcia-Linares, Pablo
    Lopez, Esther
    Villa, Juan
    Ramiro, Inigo
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 14 NO 10, 2017, 14 (10):
  • [17] INSULATED GATE TRANSISTOR: A NEW THREE-TERMINAL MOS-CONTROLLED BIPOLAR POWER DEVICE.
    Baliga, Jayant
    Adler, Michael S.
    Love, Robert P.
    Gray Peter V.
    Zommer, Nathan D.
    IEEE Transactions on Electron Devices, 1984, ED-31 (06) : 821 - 828
  • [18] Vertical Bipolar Charge Plasma Transistor with Buried Metal Layer
    Nadda, Kanika
    Jagadesh Kumar, M.
    SCIENTIFIC REPORTS, 2015, 5
  • [19] Vertical Bipolar Charge Plasma Transistor with Buried Metal Layer
    Kanika Nadda
    M. Jagadesh Kumar
    Scientific Reports, 5
  • [20] Design and Analysis of Novel Charge-Plasma Based Dopingless U-Shaped FET
    Kumar, Naveen
    Raman, Ashish
    2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 200 - 202