Accurate Source-Level Simulation of Embedded Software with Respect to Compiler Optimizations

被引:0
作者
Wang, Zhonglei [1 ]
Henkel, Joerg [1 ]
机构
[1] Karlsruhe Inst Technol, Chair Embedded Sytems, Karlsruhe, Germany
来源
DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012) | 2012年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Source code instrumentation is a widely used method to generate fast software simulation models by annotating timing information into application source code. Source-level simulation models can be easily integrated into SystemC based simulation environment for fast simulation of complex multiprocessor systems. The accurate back-annotation of the timing information relies on the mapping between source code and binary code. The compiler optimizations might make it hard to get accurate mapping information. This paper addresses the mapping problems caused by complex compiler optimizations, which are the main source of simulation errors. To obtain accurate mapping information, we propose a method called fine-grained flow mapping that establishes a mapping between sequences of control flow of source code and binary code. In case that the code structure of a program is heavily altered by compiler optimizations, we propose to replace the altered part of the source code with functionally-equivalent IR-level code which has an optimized structure, leading to Partly Optimized Source Code (POSC). Then the flow mapping can be established between the POSC and the binary code and the timing information is back-annotated to the POSC. Our experiments demonstrate the accuracy and speed of simulation models generated by our approach.
引用
收藏
页码:382 / 387
页数:6
相关论文
共 14 条
[1]  
[Anonymous], P DES AUT C AN USA J
[2]  
[Anonymous], P C DES AUT TSET EUR
[3]  
[Anonymous], P 48 ANN DES AUT C D
[4]  
Bouchhima A, 2009, ASIA S PACIF DES AUT, P546, DOI 10.1109/ASPDAC.2009.4796537
[5]  
Cheting E, 2007, INT HIGH LEVEL DESIG, P21
[6]   Cycle-approximate retargetable performance estimation at the transaction level [J].
Hwang, Yonghyun ;
Abdi, Samar ;
Gajski, Daniel .
2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, :1-+
[7]  
Isshiki T, 2009, DES AUT CON, P232
[8]  
Kempf T, 2006, DES AUT TEST EUROPE, P466
[9]   Timed compiled-code simulation of embedded software for performance analysis of SOC design [J].
Lee, JY ;
Park, IC .
39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, :293-298
[10]  
Wang Z., 2008, P 7 INT WORKSHOP SOF, P33